

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria<sup>®</sup> V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices are offered in –C4(fastest), –C5, and –C6 speed grades. Industrial grade devices are offered in the –I3 and –I5 speed grades.

 For more information about the densities and packages of devices in the Arria V family, refer to the [Arria V Device Overview](#).

## Electrical Characteristics

The following sections describe the operating conditions and power consumption of Arria V devices.

### Operating Conditions

Arria V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria V devices, you must consider the operating requirements described in this section.

## Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.



Conditions outside the range listed in [Table 1](#) may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

**Table 1. Absolute Maximum Ratings for Arria V Devices—Preliminary**

Symbol	Description	Minimum	Maximum	Unit
$V_{CC}$	Core voltage power supply	-0.50	1.35	V
$V_{CCP}$	Periphery circuitry, PCIe® hard IP block, and transceiver physical coding sublayer (PCS) power supply	-0.50	1.35	V
$V_{CCPGM}$	Configuration pins power supply	-0.50	3.75	V
$V_{CCAUX}$	Auxiliary supply	-0.50	3.75	V
$V_{CCBAT}$	Battery back-up power supply for design security volatile key register	-0.50	3.75	V
$V_{CCPD}$	I/O pre-driver power supply	-0.50	3.75	V
$V_{CCIO}$	I/O power supply	-0.50	3.90	V
$V_{CCD\_FPLL}$	Phase-locked loop (PLL) digital power supply	-0.50	1.80	V
$V_{CCA\_FPLL}$	PLL analog power supply	-0.50	3.75	V
$V_{CCA\_GXB}$	Transceiver high voltage power	-0.50	3.75	V
$V_{CCH\_GXB}$	Transmitter output buffer power	-0.50	1.80	V
$V_{CCR\_GXB}$	Receiver power	-0.50	1.35	V
$V_{CCT\_GXB}$	Transmitter power	-0.50	1.35	V
$V_{CCL\_GXB}$	Clock network power	-0.50	1.35	V
$V_I$	DC input voltage	-0.50	3.70	V
$V_{CC\_HPS}$	Core voltage power supply	-0.50	1.35	V
$V_{CCPD\_HPS}$	I/O pre-driver power supply	-0.50	3.75	V
$V_{CCIO\_HPS}$	I/O power supply	-0.50	3.90	V
$V_{CCRSTCLK\_HPS}$	Configuration pins power supply	-0.50	3.75	V
$V_{CCPLL\_HPS}$	PLL analog power supply	-0.50	3.75	V
$I_{OUT}$	DC output current per pin	-25	40	mA
$T_J$	Operating junction temperature	-55	125	°C
$T_{STG}$	Storage temperature (No bias)	-65	150	°C

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in [Table 2](#) and undershoot to  $-2.0$  V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 3.95 V can only be at 3.95 V for ~5% over the lifetime of the device; for a device lifetime of 10 years, this amounts to half a year.

[Table 2](#) lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

**Table 2. Maximum Allowed Overshoot During Transitions for Arria V Devices—Preliminary**

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)	AC input voltage	3.7	100	%
		3.75	59.79	%
		3.8	33.08	%
		3.85	18.45	%
		3.9	10.36	%
		3.95	5.87	%
		4	3.34	%
		4.05	1.92	%
		4.1	1.11	%

## Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Arria V devices.

Table 3 lists the steady-state voltage values expected from Arria V devices. Power supply ramps must all be strictly monotonic, without plateaus.

**Table 3. Recommended Operating Conditions for Arria V Devices—Preliminary**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$V_{CC}$	Core voltage power supply	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
		-I3	1.12	1.15	1.18	V
$V_{CCP}$	Periphery circuitry, PCIe hard IP block, and transceiver PCS power supply	-C4, -I5, -C5, -C6	1.07	1.1	1.13	V
		-I3	1.12	1.15	1.18	V
$V_{CCPGM}$	Configuration pins (3.3 V) power supply	—	3.135	3.3	3.465	V
	Configuration pins (3.0 V) power supply	—	2.85	3.0	3.15	V
	Configuration pins (2.5 V) power supply	—	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	—	1.71	1.8	1.89	V
$V_{CCAUX}$	Auxiliary supply	—	2.375	2.5	2.625	V
$V_{CCBAT}$ <sup>(1)</sup>	Battery back-up power supply (For design security volatile key register)	—	1.2	1.5	3.0	V
$V_{CCPD}$ <sup>(2)</sup>	I/O pre-driver (3.3 V) power supply	—	3.135	3.3	3.465	V
	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
$V_{CCIO}$	I/O buffers (3.3 V) power supply	—	3.135	3.3	3.465	V
	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	—	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	—	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	—	1.283	1.35	1.418	V
	I/O buffers (1.25 V) power supply	—	1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
$V_{CCD\_FPLL}$	PLL digital voltage regulator power supply	—	1.425	1.5	1.575	V
$V_{CCA\_FPLL}$	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
$V_I$	DC input voltage	—	-0.5	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V
$T_J$	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C
$t_{RAMP}$	Power supply ramp time	Slow POR	200 $\mu$ s	—	100 ms	—
		Fast POR	200 $\mu$ s	—	4 ms	—

### Notes to Table 3:

- (1) If you do not use the design security feature in Arria V devices, connect  $V_{CCBAT}$  to a 1.5-V, 2.5-V or 3.0-V power supply. Arria V power-on reset (POR) circuitry monitors  $V_{CCBAT}$ . Arria V devices do not exit POR if  $V_{CCBAT}$  stays low.
- (2)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.  $V_{CCPD}$  must be 3.3 V when  $V_{CCIO}$  is 3.3 V.

Table 4 lists recommended operating conditions for Arria V transceiver power supplies.

**Table 4. Transceiver Power Supply Operating Conditions for Arria V GX and GT Devices—Preliminary**

Symbol	Description	Minimum	Typical	Maximum	Unit
V <sub>CCA_GXBL</sub>	Transceiver high voltage power (left side)	2.375	2.500	2.625	V
V <sub>CCA_GXBR</sub>	Transceiver high voltage power (right side)				
V <sub>CCR_GXBL</sub>	All GX speed grades—receiver power (left side)	1.12	1.1/1.15 <sup>(1)</sup>	1.18	V
V <sub>CCR_GXBR</sub>	All GX speed grades—receiver power (right side)				
V <sub>CCR_GXBL</sub>	All GT speed grades—receiver power (left side)	1.17	1.20	1.23	V
V <sub>CCR_GXBR</sub>	All GT speed grades—receiver power (right side)				
V <sub>CCT_GXBL</sub>	All GX speed grades—transmitter power (left side)	1.12	1.1/1.15 <sup>(2)</sup>	1.18	V
V <sub>CCT_GXBR</sub>	All GX speed grades—transmitter power (right side)				
V <sub>CCT_GXBL</sub>	All GT speed grades—transmitter power (left side)	1.17	1.20	1.23	V
V <sub>CCT_GXBR</sub>	All GT speed grades—transmitter power (right side)				
V <sub>CCH_GXBL</sub>	Transmitter output buffer power (left side)	1.425	1.500	1.575	V
V <sub>CCH_GXBR</sub>	Transmitter output buffer power (right side)				
V <sub>CCL_GXBL</sub>	All GX speed grades—clock network power (left side)	1.12	1.1/1.15 <sup>(3)</sup>	1.18	V
V <sub>CCL_GXBR</sub>	All GX speed grades—clock network power (right side)				
V <sub>CCL_GXBL</sub>	All GT speed grades—clock network power (left side)	1.17	1.20	1.23	V
V <sub>CCL_GXBR</sub>	All GT speed grades—clock network power (right side)				

**Notes to Table 4:**

- (1) For data rate ≤3.125 Gbps, connect V<sub>CCR\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.125 Gbps, connect V<sub>CCR\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the [Arria V Device Family Pin Connection Guidelines](#).
- (2) For data rate ≤3.125 Gbps, connect V<sub>CCT\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.125 Gbps, connect V<sub>CCT\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the [Arria V Device Family Pin Connection Guidelines](#).
- (3) For data rate ≤3.125 Gbps, connect V<sub>CCL\_GXBL/R</sub> to either 1.1-V or 1.15-V power supply. For data rate >3.125 Gbps, connect V<sub>CCL\_GXBL/R</sub> to a 1.15-V power supply. For details, refer to the [Arria V Device Family Pin Connection Guidelines](#).

Table 5 lists the steady-state voltage and current values expected from Arria V system-on-a-chip (SoC) FPGA with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus.

**Table 5. HPS Power Supply Operating Conditions for Arria V SX and ST Devices <sup>(1)</sup>—Preliminary**

Symbol	Description	Minimum	Typical	Maximum	Unit
$V_{CC\_HPS}$	HPS Core voltage and periphery circuitry power supply	1.07	1.1	1.13	V
$V_{CCPD\_HPS}$	HPS I/O pre-driver (3.3 V) power supply	3.135	3.3	3.465	V
	HPS I/O pre-driver (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O pre-driver (2.5 V) power supply	2.375	2.5	2.625	V
$V_{CCIO\_HPS}$	HPS I/O buffers (3.3 V) power supply	3.135	3.3	3.465	V
	HPS I/O buffers (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O buffers (2.5 V) power supply	2.375	2.5	2.625	V
	HPS I/O buffers (1.8 V) power supply	1.71	1.8	1.89	V
	HPS I/O buffers (1.5 V) power supply	1.425	1.5	1.575	V
	HPS I/O buffers (1.2 V) power supply	1.14	1.2	1.26	V
$V_{CCRSTCLK\_HPS}$	HPS reset and clock input pins (3.3 V) power supply	3.135	3.3	3.465	V
	HPS reset and clock input pins (3.0 V) power supply	2.85	3.0	3.15	V
	HPS reset and clock input pins (2.5 V) power supply	2.375	2.5	2.625	V
	HPS reset and clock input pins (1.8 V) power supply	1.71	1.8	1.89	V
$V_{CCPLL\_HPS}$	HPS PLL analog voltage regulator power supply	2.375	2.5	2.625	V

**Note to Table 5:**

- (1) Refer to Table 3 for the steady-state voltage values expected from the FPGA portion of the Arria V system-on-a-chip (SoC) FPGAs.

## DC Characteristics

This section lists the following specifications:

- [Supply Current and Power Consumption](#)
- [I/O Pin Leakage Current](#)
- [Bus Hold Specifications](#)
- [OCT Specifications](#)
- [Pin Capacitance](#)
- [Hot Socketing](#)


### Supply Current and Power Consumption

Standby current is the current drawn from the respective power rails used for power budgeting.

Altera offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus® II PowerPlay Power Analyzer feature.

Use the Excel-based Early Power Estimator (EPE) before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

 For more information about power estimation tools, refer to the [PowerPlay Early Power Estimator User Guide](#) and the [PowerPlay Power Analysis](#) chapter in the *Quartus II Handbook*.

### I/O Pin Leakage Current

[Table 6](#) lists the Arria V I/O pin leakage current specifications.

**Table 6. I/O Pin Leakage Current for Arria V Devices—Preliminary**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0\text{ V to }V_{CCIOMAX}$	-30	—	30	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIOMAX}$	-30	—	30	$\mu\text{A}$

### Bus Hold Specifications

Table 7 lists the Arria V device bus hold specifications.

**Table 7. Bus Hold Parameters for Arria V Devices <sup>(1)</sup>—Preliminary**

Parameter	Symbol	Conditions	$V_{CCIO}$ (V)												Unit
			1.2		1.5		1.8		2.5		3.0		3.3		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (max.)	8	—	12	—	30	—	50	—	70	—	70	—	$\mu A$
Bus-hold, high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (min.)	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	$\mu A$
Bus-hold, low, overdrive current	$I_{ODL}$	$0V < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	$\mu A$
Bus-hold, high, overdrive current	$I_{ODH}$	$0V < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	$\mu A$
Bus-hold trip point	$V_{TRIP}$	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

**Note to Table 7:**

(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

### OCT Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 8 lists the Arria V OCT termination calibration accuracy specifications.

**Table 8. OCT Calibration Accuracy Specifications for Arria V Devices <sup>(1)</sup>—Preliminary**

Symbol	Description	Conditions (V)	Calibration Accuracy			Unit
			I3, C4	I5, C5	C6	
25- $\Omega$ $R_S$	Internal series termination with calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
50- $\Omega$ $R_S$	Internal series termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ $R_S$	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , and 80- $\Omega$ setting)	$V_{CCIO} = 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
50- $\Omega$ $R_T$	Internal parallel termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 2.5, 1.8, 1.5, 1.2$	-10 to +40	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , 40- $\Omega$ , 60- $\Omega$ , and 120- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25$	-10 to +40	-10 to +40	-10 to +40	%
60- $\Omega$ and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	$V_{CCIO} = 1.2$	-10 to +40	-10 to +40	-10 to +40	%
25- $\Omega$ $R_{S\_left\_shift}$	Internal left shift series termination with calibration (25- $\Omega$ $R_{S\_left\_shift}$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%

**Note to Table 8:**

(1) OCT calibration accuracy is valid at the time of calibration only.



Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 9 lists the Arria V OCT without calibration resistance tolerance to PVT changes.

**Table 9. OCT Without Calibration Resistance Tolerance Specifications for Arria V Devices—Preliminary**

Symbol	Description	Conditions (V)	Resistance Tolerance			Unit
			I3, C4	I5, C5	C6	
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 3.0 and 2.5	±30	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.8 and 1.5	±30	±40	±40	%
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.2	±35	±50	±50	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 3.0 and 2.5	±30	±40	±40	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.8 and 1.5	±30	±40	±40	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.2	±35	±50	±50	%
100-Ω R <sub>D</sub>	Internal differential termination (100-Ω setting)	V <sub>CCIO</sub> = 2.5	±25	TBD	TBD	%

Use Table 10 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

**Equation 1. OCT Variation Without Recalibration (1), (2), (3), (4), (5), (6)—Preliminary**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

**Notes to Equation 1:**

- (1) The R<sub>OCT</sub> value calculated from Equation 1 shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power up.
- (4) ΔV is the variation of voltage with respect to the V<sub>CCIO</sub> at power up.
- (5) dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- (6) dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

Table 10 lists OCT variation with temperature and voltage after power-up calibration.

**Table 10. OCT Variation after Power-Up Calibration for Arria V Devices <sup>(1)</sup>—Preliminary**

Symbol	Description	V <sub>CCIO</sub> (V)	Value	Unit
dR/dV	OCT variation of voltage without recalibration	3.0	0.0297	% / mV
		2.5	0.0344	
		1.8	0.0499	
		1.5	0.0744	
		1.2	0.1241	
dR/dT	OCT variation of temperature without recalibration	3.0	0.189	% / °C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.2	0.317	

**Note to Table 10:**

(1) Valid for a V<sub>CCIO</sub> range of ±5% and temperature range of 0° to 85°C.

### Pin Capacitance

Table 11 lists the Arria V pin capacitance.

**Table 11. Pin Capacitance for Arria V Devices**

Symbol	Description	Value	Unit
C <sub>IOTB</sub>	Input capacitance on top/bottom I/O pins	5.5	pF
C <sub>IOLR</sub>	Input capacitance on left/right I/O pins	5.5	pF
C <sub>OUTFB</sub>	Input capacitance on dual-purpose clock output/feedback pins	5.5	pF
C <sub>IOVREF</sub>	Input capacitance on V <sub>REF</sub> pins	48	pF

### Hot Socketing

Table 12 lists the hot socketing specifications for Arria V devices.

**Table 12. Hot Socketing Specifications for Arria V Devices—Preliminary**

Symbol	Description	Maximum
I <sub>IOPIN</sub> (DC)	DC current per I/O pin	300 μA
I <sub>IOPIN</sub> (AC)	AC current per I/O pin	8 mA <sup>(1)</sup>
I <sub>XCVR-TX</sub> (DC)	DC current per transceiver transmitter (TX) pin	100 mA
I <sub>XCVR-RX</sub> (DC)	DC current per transceiver receiver (RX) pin	50 mA

**Note to Table 12:**

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

## Internal Weak Pull-Up Resistor

Table 13 lists the weak pull-up resistor values for Arria V devices.

**Table 13. Internal Weak Pull-Up Resistor Values for Arria V Devices <sup>(1)</sup>, <sup>(2)</sup>—Preliminary**

Symbol	Description	Conditions (V) <sup>(3)</sup>	Value <sup>(4)</sup>	Unit
R <sub>PU</sub>	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V <sub>CCIO</sub> = 3.3 ±5%	25	kΩ
		V <sub>CCIO</sub> = 3.0 ±5%	25	kΩ
		V <sub>CCIO</sub> = 2.5 ±5%	25	kΩ
		V <sub>CCIO</sub> = 1.8 ±5%	25	kΩ
		V <sub>CCIO</sub> = 1.5 ±5%	25	kΩ
		V <sub>CCIO</sub> = 1.35 ±5%	25	kΩ
		V <sub>CCIO</sub> = 1.25 ±5%	25	kΩ
		V <sub>CCIO</sub> = 1.2 ±5%	25	kΩ

### Notes to Table 13:

- (1) All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG  $\overline{\text{TRCK}}$  pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.
- (4) Valid with ±10% tolerances to cover changes over PVT.

## I/O Standard Specifications

Table 14 through Table 19 list the input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards supported by Arria V devices.

For an explanation of terms used in Table 14 through Table 19, refer to “Glossary” on page 1–52.

**Table 14. Single-Ended I/O Standards for Arria V Devices—Preliminary**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
<b>3.3-V LVTTTL</b>	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
<b>3.3-V LVCMOS</b>	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	2	-2
<b>3.0-V LVTTTL</b>	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
<b>3.0-V LVCMOS</b>	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
<b>3.0-V PCI</b>	2.85	3	3.15	—	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
<b>3.0-V PCI-X</b>	2.85	3	3.15	—	0.35 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
<b>2.5 V</b>	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
<b>1.8 V</b>	1.71	1.8	1.89	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> - 0.45	2	-2
<b>1.5 V</b>	1.425	1.5	1.575	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
<b>1.2 V</b>	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2

Table 15. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria V Devices—Preliminary

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	V <sub>CCIO</sub> /2	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	V <sub>CCIO</sub> /2	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	—	V <sub>CCIO</sub> /2	—
HSUL-12	1.14	1.2	1.3	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	—	—	—

Table 16. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria V Devices—Preliminary (Part 1 of 2)

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>oI</sub> (mA)	I <sub>oH</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.608	V <sub>TT</sub> + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.81	V <sub>TT</sub> + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.603	V <sub>TT</sub> + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	16	-16
SSTL-135	—	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	—	V <sub>REF</sub> - 0.16	V <sub>REF</sub> + 0.16	TBD (*)	TBD (*)	TBD (*)	TBD (*)
SSTL-125	—	V <sub>REF</sub> - 0.85	V <sub>REF</sub> + 0.85	—	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	TBD (*)	TBD (*)	TBD (*)	TBD (*)
HSTL-18 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16

**Table 16. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria V Devices—Preliminary (Part 2 of 2)**

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OI}$ (mA)	$I_{OH}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
HSTL-12 Class II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16
HSUL-12	—	$V_{REF} - 0.13$	$V_{REF} + 0.13$	—	$V_{REF} - 0.22$	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>

Note to Table 16:

(1) Pending silicon characterization.

**Table 17. Differential SSTL I/O Standards for Arria V Devices—Preliminary**

I/O Standard	$V_{CCIO}$ (V)			$V_{SWING(DC)}$ (V)		$V_{X(AC)}$ (V)			$V_{SWING(AC)}$ (V)		$V_{OX(AC)}$ (V)		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.2$	—	$V_{CCIO}/2 + 0.2$	0.62	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.15$	—	$V_{CCIO}/2 + 0.15$
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.175$	—	$V_{CCIO}/2 + 0.175$	0.5	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.125$	—	$V_{CCIO}/2 + 0.125$
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	-0.2	-0.15	—	0.15	-0.35	0.35	—	$V_{CCIO}/2$	—
SSTL-135	1.283	1.35	1.45	0.2	-0.2	$V_{REF} - 0.135$	$V_{CCIO}/2$	$V_{REF} + 0.135$	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>	$V_{REF} - 0.15$	—	$V_{REF} + 0.15$
SSTL-125	1.19	1.25	1.31	TBD <sup>(1)</sup>	—	TBD <sup>(1)</sup>	$V_{CCIO}/2$	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>	—	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>

Note to Table 17:

(1) Pending silicon characterization.

Table 18. Differential HSTL I/O Standards for Arria V Devices—Preliminary

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.78	—	1.12	0.78	—	1.12	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	—	0.5 x V <sub>CCIO</sub>	—	0.4 x V <sub>CCIO</sub>	0.5 x V <sub>CCIO</sub>	0.6 x V <sub>CCIO</sub>	0.3	V <sub>CCIO</sub> + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 x V <sub>CCIO</sub> - 0.12	0.5 x V <sub>CCIO</sub>	0.5 x V <sub>CCIO</sub> + 0.12	0.4 x V <sub>CCIO</sub>	0.5 x V <sub>CCIO</sub>	0.6 x V <sub>CCIO</sub>	0.44	0.44

Table 19. Differential I/O Standard Specifications for Arria V Devices<sup>(1)</sup>—Preliminary

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(2)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(3)</sup>			V <sub>OCM</sub> (V) <sup>(3)</sup>		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
PCML	(4)														
2.5 V LVDS <sup>(5)</sup>	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.05	<700 Mbps	1.80	0.247	—	0.6	1.125	1.25	1.375
						—	1.05	>700 Mbps	1.55						
RSDS (HIO) <sup>(6)</sup>	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.25	—	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) <sup>(7)</sup>	2.375	2.5	2.625	200	—	600	0.300	—	1.425	0.25	—	0.6	1	1.2	1.4
LVPECL <sup>(8)</sup>	2.375	2.5	2.625	300	—	—	0.60	<700 Mbps	1.80	—	—	—	—	—	—
							1.00	>700 Mbps	1.60						

## Notes to Table 19:

- (1) The 1.4-V and 1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–16.
- (2) The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.
- (3) RL range: 90 ≤ RL ≤ 110 Ω.
- (4) Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 20 and Table 21.
- (5) For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0V to 1.6V for data rates above 700 Mbps and 0 V to 1.85 V for data rates below 700 Mbps.
- (6) For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.
- (7) For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.3 V to 1.425 V.
- (8) For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

## Switching Characteristics

This section provides performance characteristics of Arria V core and periphery blocks for commercial grade devices.

### Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 20 and Table 21 list the Arria V transceiver specifications.

**Table 20. Transceiver Specifications for Arria V GX Devices <sup>(1)</sup>—Preliminary (Part 1 of 3)**

Symbol/ Description	Conditions	-13, -C4 Speed Grade			-15, -C5 Speed Grade			-C6 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Reference Clock</b>											
Supported I/O Standards	<b>1.2 V PCML, 1.4 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(3)</sup>, HCSL, and LVDS</b>										
Input frequency from REFCLK input pins	—	27	—	710	27	—	710	27	—	710	MHz
Duty cycle	—	45	—	55	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	2000	200	—	2000	200	—	2000	mV
Spread-spectrum modulating clock frequency	PCI Express <sup>®</sup> (PCIe <sup>®</sup> )	30	—	33	30	—	33	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—	0 to -0.5%	—	—
On-chip termination resistors	Not available for HCSL clock standard	—	100	—	—	100	—	—	100	—	Ω
V <sub>ICM</sub> (AC coupled)	—	V <sub>CCR_GXB</sub> supply			V <sub>CCR_GXB</sub> supply			V <sub>CCR_GXB</sub> supply			V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	—	550	250	—	550	250	—	550	mV
Transmitter REFCLK Phase Noise <sup>(2)</sup>	10 Hz	—	—	-50	—	—	-50	—	—	-50	dBc/Hz
	100 Hz	—	—	-80	—	—	-80	—	—	-80	dBc/Hz
	1 KHz	—	—	-110	—	—	-110	—	—	-110	dBc/Hz
	10 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	100 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	≥1 MHz	—	—	-130	—	—	-130	—	—	-130	dBc/Hz
R <sub>REF</sub>	—	—	2000 ±1%	—	—	2000 ±1%	—	—	2000 ±1%	—	Ω

Table 20. Transceiver Specifications for Arria V GX Devices <sup>(1)</sup>—Preliminary (Part 2 of 3)

Symbol/ Description	Conditions	-13, -C4 Speed Grade			-15, -C5 Speed Grade			-C6 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Transceiver Clocks</b>											
fixedclk clock frequency	PCIe Receiver Detect	100	125	—	100	125	—	100	125	—	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	125	75	—	125	75	—	125	MHz
Avalon <sup>®</sup> -Memory-Mapped (Avalon-MM) PHY management clock frequency	< 150										MHz
<b>Receiver</b>											
Supported I/O Standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS										
Data rate	—	611	—	6553.6	611	—	6553.6	611	—	3125	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(4)</sup>	—	—	—	1.2	—	—	1.2	—	—	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	—	—	—	2.2	—	—	2.2	—	—	2.2	V
Minimum differential eye opening at the receiver serial input pins <sup>(5)</sup>	—	85	—	—	85	—	—	85	—	—	mV
Differential on-chip termination resistors	85-Ω setting	—	85	—	—	85	—	—	85	—	Ω
	100-Ω setting	—	100	—	—	100	—	—	100	—	Ω
	120-Ω setting	—	120	—	—	120	—	—	120	—	Ω
	150-Ω setting	—	150	—	—	150	—	—	150	—	Ω
Differential and common mode return loss	PCIe (Gen1 and Gen2), GIGE, XAUI, SDI, CPRI, OBSAI	Compliant									—
Programmable ppm detector <sup>(6)</sup>	—	±62.5, 100, 125, 200, 250, 300, 500, and 1000									ppm
Run Length	—	—	—	200	—	—	200	—	—	200	UI

**Table 20. Transceiver Specifications for Arria V GX Devices <sup>(1)</sup>—Preliminary (Part 3 of 3)**

Symbol/ Description	Conditions	-13, -C4 Speed Grade			-15, -C5 Speed Grade			-C6 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Programmable equalization (AC) and DC gain	—	Refer to <a href="#">Figure 1</a> and <a href="#">Figure 2</a>									dB
<b>Transmitter</b>											
Supported I/O standards	1.5 V PCML										
Data rate	—	611	—	6553.6	611	—	6553.6	611	—	3125	Mbps
V <sub>OCM</sub>	—	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	85-Ω setting	—	85	—	—	85	—	—	85	—	Ω
	100-Ω setting	—	100	—	—	100	—	—	100	—	Ω
	120-Ω setting	—	120	—	—	120	—	—	120	—	Ω
	150-Ω setting	—	150	—	—	150	—	—	150	—	Ω
Rise time <sup>(7)</sup>	—	30	—	160	30	—	160	30	—	160	ps
Fall time <sup>(7)</sup>	—	30	—	160	30	—	160	30	—	160	ps
<b>CMU PLL</b>											
Supported data range	—	611	—	6553.6	611	—	6553.6	611	—	3125	Mbps
<b>Transceiver-FPGA Fabric Interface</b>											
Interface speed (single-width mode)	—	25	—	156.25	25	—	156.25	25	—	156.25	MHz
Interface speed (double-width mode)	—	25	—	163.84	25	—	163.84	25	—	156.25	MHz

**Notes to Table 20:**

- (1) Speed grades shown in [Table 20](#) refer to the Transceiver Speed Grade in the device ordering code. For more information about device ordering codes, refer to the [Arria V Device Overview](#).
- (2) The transmitter  $REFCLK$  phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) -12, equivalent to 14 sigma.
- (3) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (4) The device cannot tolerate prolonged operation at this absolute maximum.
- (5) The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (6) The rate match FIFO supports only up to  $\pm 300$  parts per million (ppm).
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

**Table 21. Transceiver Specifications for Arria V GT Devices <sup>(1)</sup>—Preliminary (Part 1 of 3)**

Symbol/ Description	Conditions	-I3 Speed Grade			-I5 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Reference Clock</b>								
Supported I/O Standards	1.2 V PCML, 1.4 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(3)</sup> , HCSL, and LVDS							
Input frequency from REFCLK input pins	—	27	—	710	27	—	710	MHz
Duty cycle	—	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	2000	200	—	2000	mV
Spread-spectrum modulating clock frequency	PCI Express (PCIe)	30	—	33	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—
On-chip termination resistors	—	—	100	—	—	100	—	Ω
V <sub>ICM</sub> (AC coupled)	—	V <sub>CCR_GXB</sub> supply			V <sub>CCR_GXB</sub> supply			V
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	—	550	250	—	550	mV
Transmitter REFCLK Phase Noise <sup>(2)</sup>	10 Hz	—	—	-50	—	—	-50	dBc/Hz
	100 Hz	—	—	-80	—	—	-80	dBc/Hz
	1 KHz	—	—	-110	—	—	-110	dBc/Hz
	10 KHz	—	—	-120	—	—	-120	dBc/Hz
	100 KHz	—	—	-120	—	—	-120	dBc/Hz
	≥1 MHz	—	—	-130	—	—	-130	dBc/Hz
R <sub>REF</sub>	—	—	2000 ±1%	—	—	2000 ±1%	—	Ω
<b>Transceiver Clocks</b>								
fixedclk clock frequency	PCIe Receiver Detect	100	125	—	100	125	—	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	125	75	—	125	MHz
Avalon-MM PHY management clock frequency	< 150							MHz
<b>Receiver</b>								
Supported I/O Standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS							
Data rate (6-Gbps Transceiver)	—	611	—	6553.6	611	—	6553.6	Mbps
Data rate (10-Gbps transceiver)	—	0.611	—	10.3125	0.611	—	10.3125	Gbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(4)</sup>	—	—	—	1.2	—	—	1.2	V
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	V

**Table 21. Transceiver Specifications for Arria V GT Devices <sup>(1)</sup>—Preliminary (Part 2 of 3)**

Symbol/ Description	Conditions	-I3 Speed Grade			-I5 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration	—	—	—	2.2	—	—	2.2	V
Minimum differential eye opening at the receiver serial input pins <sup>(5)</sup>	—	85	—	—	85	—	—	mV
Differential on-chip termination resistors	85- $\Omega$ setting	85			85			$\Omega$
	100- $\Omega$ setting	100			100			$\Omega$
	120- $\Omega$ setting	120			120			$\Omega$
	150- $\Omega$ setting	150			150			$\Omega$
Differential and common mode return loss	PCIe (Gen1 and Gen2), GIGE, XAUI, SDI, CPRI, OBSAI, SFI	Compliant						—
Programmable ppm detector <sup>(6)</sup>	—	$\pm 62.5, 100, 125, 200, 250, 300, 500, \text{ and } 1000$						ppm
Run Length	—	—	—	200	—	—	200	UI
Programmable equalization (AC) and DC gain	—	Refer to <a href="#">Figure 1</a> and <a href="#">Figure 2</a>						
<b>Transmitter</b>								
Supported I/O Standards	<b>1.5 V PCML</b>							
Data rate (6-Gbps transceiver)	—	611	—	6553.6	611	—	6553.6	Mbps
Data rate (10-Gbps transceiver)	—	0.611	—	10.3125	0.611	—	10.3125	Gbps
$V_{OCM}$	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	85- $\Omega$ setting	—	85	—	—	85	—	$\Omega$
	100- $\Omega$ setting	—	100	—	—	100	—	$\Omega$
	120- $\Omega$ setting	—	120	—	—	120	—	$\Omega$
	150- $\Omega$ setting	—	150	—	—	150	—	$\Omega$
Rise time <sup>(7)</sup>	—	30	—	160	30	—	160	ps
Fall time <sup>(7)</sup>	—	30	—	160	30	—	160	ps
<b>CMU PLL</b>								
Supported data range	—	0.611	—	10.3125	0.611	—	10.3125	Gbps

**Table 21. Transceiver Specifications for Arria V GT Devices <sup>(1)</sup>—Preliminary (Part 3 of 3)**

Symbol/ Description	Conditions	-13 Speed Grade			-15 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Transceiver-FPGA Fabric Interface</b>								
Interface speed (PMA direct mode)	—	50	—	161.13	50	—	161.13	MHz
Interface speed (single-width mode)	—	25	—	156.25	25	—	156.25	MHz
Interface speed (double-width mode)	—	25	—	163.84	25	—	163.84	MHz

**Notes to Table 21:**

- (1) Speed grades shown in Table 21 refer to the Transceiver Speed Grade in the device ordering code. For more information about device ordering codes, refer to the [Arria V Device Overview](#).
- (2) The transmitter  $REFCLK$  phase jitter is 30 ps p-p (5 ps RMS) with bit error rate (BER) -12, equivalent to 14 sigma.
- (3) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (4) The device cannot tolerate prolonged operation at this absolute maximum.
- (5) The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (6) The rate match FIFO supports only up to  $\pm 300$  ppm.
- (7) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

Figure 1 shows the continuous time-linear equalizer (CTLE) response for Arria V devices with data rates > 3.25 Gbps.


**Figure 1. CTLE Response for Arria V Devices with Data Rates > 3.25 Gbps**

Figure 2 shows the CTLE response for Arria V devices with data rates  $\leq 3.25$  Gbps.

**Figure 2. CTLE Response for Arria V Devices with Data Rates  $\leq 3.25$  Gbps**




Table 22 lists the TX  $V_{OD}$  settings for Arria V transceiver channels.

**Table 22. Typical TX  $V_{OD}$  Setting for Arria V Transceiver Channels = 100  $\Omega$ —Preliminary**

Symbol	$V_{OD}$ Setting <sup>(1)</sup>	$V_{OD}$ Value (mV)	$V_{OD}$ Setting <sup>(1)</sup>	$V_{OD}$ Value (mV)
<b><math>V_{OD}</math> differential peak to peak typical</b>	0	0	32	640
	1	20	33	660
	2	40	34	680
	3	60	35	700
	4	80	36	720
	5	100	37	740
	6	120	38	760
	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920
	15	300	47	940
	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260


**Note to Table 22:**

- (1) Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

Table 23 lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- low-frequency data pattern—five 1s and five 0s
- data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

 To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Arria V HSSI HSPICE](#) models.

**Table 23. Transmitter Pre-Emphasis Levels for Arria V Devices <sup>(1), (2), (3), (4)</sup>—Preliminary (Part 1 of 2)**

Quartus II 1st Post Tap Pre-Emphasis Setting	Quartus II V <sub>OD</sub> Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
0	0	0	0	0	0	0	0	dB
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB
5	—	4.19	2.55	2.1	1.76	1.49	1.26	dB
6	—	5.08	3.11	2.56	2.17	1.83	1.56	dB
7	—	5.99	3.71	3.06	2.58	2.18	1.87	dB
8	—	6.92	4.22	3.47	2.93	2.48	2.11	dB
9	—	7.92	4.86	4	3.38	2.87	2.46	dB
10	—	9.04	5.46	4.51	3.79	3.23	2.77	dB
11	—	10.2	6.09	5.01	4.23	3.61	—	dB
12	—	11.56	6.74	5.51	4.68	3.97	—	dB
13	—	12.9	7.44	6.1	5.12	4.36	—	dB
14	—	14.44	8.12	6.64	5.57	4.76	—	dB
15	—	—	8.87	7.21	6.06	5.14	—	dB
16	—	—	9.56	7.73	6.49	—	—	dB
17	—	—	10.43	8.39	7.02	—	—	dB
18	—	—	11.23	9.03	7.52	—	—	dB
19	—	—	12.18	9.7	8.02	—	—	dB
20	—	—	13.17	10.34	8.59	—	—	dB
21	—	—	14.2	11.1	—	—	—	dB
22	—	—	15.38	11.87	—	—	—	dB
23	—	—	—	12.67	—	—	—	dB
24	—	—	—	13.48	—	—	—	dB

**Table 23. Transmitter Pre-Emphasis Levels for Arria V Devices <sup>(1)</sup>, <sup>(2)</sup>, <sup>(3)</sup>, <sup>(4)</sup>—Preliminary (Part 2 of 2)**

Quartus II 1st Post Tap Pre-Emphasis Setting	Quartus II V <sub>OD</sub> Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
25	—	—	—	14.37	—	—	—	dB
26	—	—	—	—	—	—	—	dB
27	—	—	—	—	—	—	—	dB
28	—	—	—	—	—	—	—	dB
29	—	—	—	—	—	—	—	dB
30	—	—	—	—	—	—	—	dB
31	—	—	—	—	—	—	—	dB

**Notes to Table 23:**

- (1) The 1st post tap pre-emphasis settings must satisfy  $|B| + |C| \leq 60$   
 $|B| = V_{OD}$  setting with termination value,  $R_{TERM} = 100 \Omega$   
 $|C| = 1st$  post tap pre-emphasis setting
- (2)  $|B| - |C| > 5$  for data rates  $< 5$  Gbps and  $|B| - |C| > 8.25$  for data rates  $> 5$  Gbps.
- (3)  $(V_{MAX}/V_{MIN} - 1)\% < 600\%$ , where  $V_{MAX} = |B| + |C|$  and  $V_{MIN} = |B| - |C|$ .
- (4) For example, when  $V_{OD} = 800$  mV, the corresponding  $V_{OD}$  value setting is 40.  
 To check the validity of the 1st post tap pre-emphasis setting = 2  
 $|B| + |C| \leq 60 \rightarrow 40 + 2 = 42$   
 $|B| - |C| > 5 \rightarrow 40 - 2 = 38$   
 $(V_{MAX}/V_{MIN} - 1)\% < 600\% \rightarrow (42/38 - 1)\% = 10.52\%$   
 Therefore, the 1st post tap pre-emphasis setting = 2 is a valid condition.

Table 24 lists the transceiver block jitter specification for Arria V devices.

**Table 24. Transceiver Block Jitter Specification for Arria V Devices—Preliminary (Part 1 of 3)**

Symbol/ Description	Conditions	-I3, -C4 Speed Grade			-I5, -C5 Speed Grade			-C6 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>CPRI Transmit Jitter Generation <sup>(1)</sup></b>											
Total Jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.279	—	—	0.279	—	—	0.279	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic Jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.14	—	—	0.14	—	—	0.14	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>CPRI Receiver Jitter Tolerance <sup>(1)</sup></b>											
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	0.66	—	—	0.66	—	—	0.66	—	—	UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	0.4	—	—	0.4	—	—	0.4	—	—	UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	0.65	—	—	0.65	—	—	0.65	—	—	UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	0.37	—	—	0.37	—	—	0.37	—	—	UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	0.55	—	—	0.55	—	—	0.55	—	—	UI
<b>OBSAI Transmit Jitter Generation <sup>(2)</sup></b>											
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>OBSAI Receiver Jitter Tolerance <sup>(2)</sup></b>											
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	0.37	—	—	0.37	—	—	0.37	—	—	UI

**Table 24. Transceiver Block Jitter Specification for Arria V Devices—Preliminary (Part 2 of 3)**

Symbol/ Description	Conditions	-I3, -C4 Speed Grade			-I5, -C5 Speed Grade			-C6 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	0.55	—	—	0.55	—	—	0.55	—	—	UI
Sinusoidal Jitter tolerance at 768 Mbps	Jitter Frequency = 5.4 KHz Pattern = CJPAT	8.5	—	—	8.5	—	—	8.5	—	—	UI
	Jitter Frequency = 460 MHz to 20 MHz Pattern = CJPAT	0.1	—	—	0.1	—	—	0.1	—	—	UI
Sinusoidal Jitter tolerance at 1536 Mbps	Jitter Frequency = 10.9 KHz Pattern = CJPAT	8.5	—	—	8.5	—	—	8.5	—	—	UI
	Jitter Frequency = 921.6 MHz to 20 MHz Pattern = CJPAT	0.1	—	—	0.1	—	—	0.1	—	—	UI
Sinusoidal Jitter tolerance at 3072 Mbps	Jitter Frequency = 21.8 KHz Pattern = CJPAT	8.5	—	—	8.5	—	—	8.5	—	—	UI
	Jitter Frequency = 1843.2 MHz to 20 MHz Pattern = CJPAT	0.1	—	—	0.1	—	—	0.1	—	—	UI
<b>Serial RapidIO® (SRIO) Transmit Jitter Generation <sup>(3)</sup></b>											
Deterministic jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
Total jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI

**Table 24. Transceiver Block Jitter Specification for Arria V Devices—Preliminary (Part 3 of 3)**

Symbol/ Description	Conditions	-I3, -C4 Speed Grade			-I5, -C5 Speed Grade			-C6 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>SRIO Receiver Jitter Tolerance <sup>(3)</sup></b>											
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	0.37	—	—	0.37	—	—	0.37	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	0.55	—	—	0.55	—	—	0.55	—	—	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 22.1 KHz Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	8.5	—	—	8.5	—	—	8.5	—	—	UI
	Jitter Frequency = 1.875 MHz Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	0.1	—	—	0.1	—	—	0.1	—	—	UI
	Jitter Frequency = 20 MHz Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	0.1	—	—	0.1	—	—	0.1	—	—	UI
<b>GIGE Transmit Jitter Generation <sup>(4)</sup></b>											
Deterministic jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.14	—	—	0.14	—	—	0.14	UI
Total jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.279	—	—	0.279	—	—	0.279	UI
<b>GIGE Receiver Jitter Tolerance <sup>(4)</sup></b>											
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT	0.4	—	—	0.4	—	—	0.4	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT	0.66	—	—	0.66	—	—	0.66	—	—	UI

**Notes to Table 24:**

- (1) The jitter numbers for CPRI are compliant to the CPRI Specification V5.0.
- (2) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.
- (3) The jitter numbers for SRIO are compliant to the RapidIO Specification 2.2.
- (4) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), memory blocks and temperature sensing diode specifications.

### Clock Tree Specifications

Table 25 lists the clock tree specifications for Arria V devices.

**Table 25. Clock Tree Performance for Arria V Devices—Preliminary**

Symbol	Performance			Unit
	-I3, -C4 Speed Grade	-I5, -C5 Speed Grade	-C6 Speed Grade	
Global clock and Regional clock	625	625	525	MHz
Peripheral clock	450	400	350	MHz

### PLL Specifications

Table 26 lists the Arria V PLL specifications when operating in both the commercial junction temperature range (0° C to 85° C for -C4, -C5, and -C6) and the industrial junction temperature range (0° C to 100° C for -I3 and -40° C to 100° C for -I5).

**Table 26. PLL Specifications for Arria V Devices <sup>(1)</sup>—Preliminary (Part 1 of 3)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency (-3 speed grade)	5	—	670 <sup>(2)</sup>	MHz
	Input clock frequency (-4 speed grade)	5	—	670 <sup>(2)</sup>	MHz
	Input clock frequency (-5 speed grade)	5	—	622 <sup>(2)</sup>	MHz
	Input clock frequency (-6 speed grade)	5	—	500 <sup>(2)</sup>	MHz
$f_{INPFD}$	Integer input clock frequency to the PFD	5	—	325	MHz
$f_{FINPFD}$	Fractional input clock frequency to the PFD	50	—	TBD <sup>(1)</sup>	MHz
$f_{VCO}$ <sup>(3)</sup>	PLL VCO operating range (-3 speed grade)	600	—	1600	MHz
	PLL VCO operating range (-4 speed grade)	600	—	1600	MHz
	PLL VCO operating range (-5 speed grade)	600	—	1600	MHz
	PLL VCO operating range (-6 speed grade)	600	—	1300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	40	—	60	%
$f_{OUT}$	Output frequency for internal global or regional clock (-4 speed grade)	—	—	500 <sup>(4)</sup>	MHz
	Output frequency for internal global or regional clock (-5 speed grade)	—	—	500 <sup>(4)</sup>	MHz
	Output frequency for internal global or regional clock (-6 speed grade)	—	—	400 <sup>(4)</sup>	MHz
$f_{OUT\_EXT}$	Output frequency for external clock output (-3 speed grade)	—	—	670 <sup>(4)</sup>	MHz
	Output frequency for external clock output (-4 speed grade)	—	—	670 <sup>(4)</sup>	MHz
	Output frequency for external clock output (-5 speed grade)	—	—	622 <sup>(4)</sup>	MHz
	Output frequency for external clock output (-6 speed grade)	—	—	500 <sup>(4)</sup>	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{FCOMP}$	External feedback clock compensation time	—	—	10	ns

**Table 26. PLL Specifications for Arria V Devices <sup>(1)</sup>—Preliminary (Part 2 of 3)**

Symbol	Parameter	Min	Typ	Max	Unit
t <sub>CONFIGPHASE</sub>	Time required to reconfigure phase shift	—	—	TBD <sup>(1)</sup>	—
t <sub>DYCONFIGCLK</sub>	Dynamic Configuration Clock	—	—	100	MHz
t <sub>LOCK</sub>	Time required to lock from end-of-device configuration or deassertion of <i>areset</i>	—	—	1	ms
t <sub>DLOCK</sub>	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms
f <sub>CLBW</sub>	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth <sup>(9)</sup>	—	4	—	MHz
t <sub>PLL_PSERR</sub>	Accuracy of PLL phase shift	—	—	±50	ps
t <sub>ARESET</sub>	Minimum pulse width on the <i>areset</i> signal	10	—	—	ns
t <sub>INCCJ</sub> <sup>(5), (6)</sup>	Input clock cycle-to-cycle jitter (F <sub>REF</sub> ≥ 100 MHz)	—	—	0.15	UI (p-p)
	Input clock cycle-to-cycle jitter (F <sub>REF</sub> < 100 MHz)	—	—	±750	ps (p-p)
t <sub>OUTPJ_DC</sub> <sup>(7)</sup>	Period jitter for dedicated clock output (F <sub>OUT</sub> ≥ 100 MHz)	—	—	TBD <sup>(1)</sup>	ps (p-p)
	Period jitter for dedicated clock output (F <sub>OUT</sub> < 100 MHz)	—	—	TBD <sup>(1)</sup>	mUI (p-p)
t <sub>OUTCCJ_DC</sub> <sup>(7)</sup>	Cycle-to-cycle jitter for dedicated clock output (F <sub>OUT</sub> ≥ 100 MHz)	—	—	TBD <sup>(1)</sup>	ps (p-p)
	Cycle-to-cycle jitter for dedicated clock output (F <sub>OUT</sub> < 100 MHz)	—	—	TBD <sup>(1)</sup>	mUI (p-p)
t <sub>OUTPJ_IO</sub> <sup>(7), (10)</sup>	Period Jitter for clock output on the regular I/O (F <sub>OUT</sub> ≥ 100 MHz)	—	—	TBD <sup>(1)</sup>	ps (p-p)
	Period Jitter for clock output on the regular I/O (F <sub>OUT</sub> < 100 MHz)	—	—	TBD <sup>(1)</sup>	mUI (p-p)
t <sub>OUTCCJ_IO</sub> <sup>(7), (10)</sup>	Cycle-to-cycle jitter for clock output on the regular I/O (F <sub>OUT</sub> ≥ 100 MHz)	—	—	TBD <sup>(1)</sup>	ps (p-p)
	Cycle-to-cycle jitter for clock output on the regular I/O (F <sub>OUT</sub> < 100 MHz)	—	—	TBD <sup>(1)</sup>	mUI (p-p)
t <sub>OUTPJ_DC_F</sub>	Period jitter for dedicated clock output in fractional mode	—	—	TBD <sup>(1)</sup>	—
t <sub>OUTCCJ_DC_F</sub>	Cycle-to-cycle jitter for dedicated clock output in fractional mode	—	—	TBD <sup>(1)</sup>	—
t <sub>OUTPJ_IO_F</sub>	Period Jitter for clock output on the regular I/O in fractional mode	—	—	TBD <sup>(1)</sup>	—
t <sub>OUTCCJ_IO_F</sub>	Cycle-to-cycle jitter for clock output on the regular I/O in fractional mode	—	—	TBD <sup>(1)</sup>	—
t <sub>CASC_OUTPJ_DC</sub> <sup>(7), (8)</sup>	Period jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> ≥ 100 MHz)	—	—	TBD <sup>(1)</sup>	ps (p-p)
	Period jitter for dedicated clock output in cascaded PLLs (F <sub>OUT</sub> < 100 MHz)	—	—	TBD <sup>(1)</sup>	mUI (p-p)
t <sub>DRIFT</sub>	Frequency drift after PFDENA is disabled for a duration of 100 μs	—	—	±10	%
dK <sub>BIT</sub>	Bit number of Delta Sigma Modulator (DSM)	—	24	—	bits
k <sub>VALUE</sub>	Numerator of Fraction	TBD <sup>(1)</sup>	8388608	TBD <sup>(1)</sup>	—

**Table 26. PLL Specifications for Arria V Devices <sup>(1)</sup>—Preliminary (Part 3 of 3)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{RES}$	Resolution of VCO frequency ( $f_{INPFD} = 100$ MHz)	—	5.96	—	Hz

**Notes to Table 26:**

- (1) Pending silicon characterization.
- (2) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (3) The voltage-controlled oscillator (VCO) frequency reported by the Quartus II software takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (4) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $F_{OUT}$  of the PLL.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source < 120 ps.
- (6)  $F_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (7) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in [Table 35 on page 1–38](#).
- (8) The cascaded PLL specification is only applicable with the following conditions:
  - a. Upstream PLL:  $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
  - b. Downstream PLL:  $\text{Downstream PLL BW} > 2 \text{ MHz}$
- (9) High bandwidth PLL settings are not supported in external feedback mode.
- (10) External memory interface clock output jitter specifications use a different measurement method, which are available in [Table 35 on page 1–38](#).

## DSP Block Specifications

[Table 27](#) lists the Arria V DSP block performance specifications.

**Table 27. DSP Block Performance Specifications for Arria V Devices—Preliminary**

Mode	Performance			Unit
	–I3, –C4	–I5, –C5	–C6	
<b>Modes using One DSP Block</b>				
Independent 9 x 9 Multiplication	370	310	220	MHz
Independent 18 x 19 Multiplication	370	310	220	MHz
Independent 18 x 25 Multiplication	370	310	220	MHz
Independent 20 x 24 Multiplication	370	310	220	MHz
Independent 27 x 27 Multiplication	310	250	200	MHz
Two 18 x 19 Multiplier Adder Mode	370	310	220	MHz
18 x 18 Multiplier Added Summed with 36-bit Input	370	310	220	MHz
<b>Modes using Two DSP Blocks</b>				
Complex 18 x 19 multiplication	370	310	220	MHz

## Memory Block Specifications

Table 28 lists the Arria V memory block specifications.

**Table 28. Memory Block Performance Specifications for Arria V Devices <sup>(1), (2)</sup>—Preliminary**

Memory	Mode	Resources Used		Performance			Unit
		ALUTs	Memory	-I3, -C4	-I5, -C5	-C6	
MLAB	Single port, all supported widths	0	1	500	450	400	MHz
	Simple dual-port, all supported widths	0	1	500	450	400	MHz
	Simple dual-port with read and write at the same address	0	1	400	350	300	MHz
	ROM, all supported width	—	—	500	450	400	MHz
M10K Block	Single-port, all supported widths	0	1	400	350	285	MHz
	Simple dual-port, all supported widths	0	1	400	350	285	MHz
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	315	275	240	MHz
	True dual port, all supported widths	0	1	400	350	285	MHz
	ROM, all supported widths	0	1	400	350	285	MHz
	Min Pulse Width (clock high time)	—	—	1,275	1,360	1,445	ps
	Min Pulse Width (clock low time)	—	—	850	1,060	1,175	ps

**Notes to Table 28:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .

## Temperature Sensing Diode Specifications

Table 29 lists the specifications for the Arria V internal temperature sensing diode.

**Table 29. Internal Temperature Sensing Diode Specifications for Arria V Devices—Preliminary**

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40 to 100°C	±8°C	No	Frequency: 1 MHz	< 100 ms	8 bits	8 bits

## Periphery Performance

This section describes the periphery performance, high-speed I/O, and external memory interface.



Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## High-Speed I/O Specification

Table 30 lists high-speed I/O timing for Arria V devices.

**Table 30. High-Speed I/O Specifications for Arria V Devices <sup>(1), (2), (3)</sup>—Preliminary (Part 1 of 3)**

Symbol	Conditions	-I3, -C4			-I5, -C5			-C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK\_in}}$ (input clock frequency) True Differential I/O Standards	Clock boost factor $W = 1$ to 40 <sup>(6)</sup>	5	—	625	5	—	625	5	—	TBD	MHz
$f_{\text{HCLK\_in}}$ (input clock frequency) Single Ended I/O Standards <sup>(4)</sup>	Clock boost factor $W = 1$ to 40 <sup>(6)</sup>	5	—	625	5	—	625	5	—	TBD	MHz
$f_{\text{HCLK\_in}}$ (input clock frequency) Single Ended I/O Standards <sup>(5)</sup>	Clock boost factor $W = 1$ to 40 <sup>(6)</sup>	5	—	420	5	—	420	5	—	420	MHz
$f_{\text{HCLK\_out}}$ (output clock frequency)	—	5	—	625 <sup>(7)</sup>	5	—	625 <sup>(7)</sup>	5	—	TBD <sup>(7)</sup>	MHz
<b>Transmitter</b>											
True Differential I/O Standards - $f_{\text{HSDR}}$ (data rate)	SERDES factor $J = 3$ to 10	<sup>(8)</sup>	—	1250	<sup>(8)</sup>	—	1250	<sup>(8)</sup>	—	1050	Mbps
	SERDES factor $J \geq 8$ <sup>(9)</sup> LVDS TX with RX DPA	<sup>(8)</sup>	—	1600 <sup>(10)</sup>	<sup>(8)</sup>	—	1500 <sup>(10)</sup>	<sup>(8)</sup>	—	1250 <sup>(10)</sup>	Mbps
	SERDES factor $J = 1$ to 2 Uses DDR Registers	<sup>(8)</sup>	—	<sup>(8)</sup>	<sup>(8)</sup>	—	<sup>(8)</sup>	<sup>(8)</sup>	—	<sup>(8)</sup>	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Network - $f_{\text{HSDR}}$ (data rate) <sup>(11)</sup>	SERDES factor $J = 4$ to 10	<sup>(8)</sup>	—	945	<sup>(8)</sup>	—	945	<sup>(8)</sup>	—	945	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - $f_{\text{HSDR}}$ (data rate) <sup>(11)</sup>	SERDES factor $J = 4$ to 10	<sup>(8)</sup>	—	200	<sup>(8)</sup>	—	TBD	<sup>(8)</sup>	—	TBD	Mbps
$t_{\text{x Jitter}}$ - True Differential I/O Standards	Total Jitter for Data Rate, 600 Mbps - 1.25 Gbps	—	—	160	—	—	160	—	—	160	ps
	Total Jitter for Data Rate, < 600 Mbps	—	—	0.1	—	—	0.1	—	—	0.1	UI
$t_{\text{x Jitter}}$ - Emulated Differential I/O Standards with Three External Output Resistor Network	Total Jitter for Data Rate, 600 Mbps - 1.25 Gbps	—	—	TBD	—	—	TBD	—	—	TBD	ps
	Total Jitter for Data Rate < 600 Mbps	—	—	TBD	—	—	TBD	—	—	TBD	UI

**Table 30. High-Speed I/O Specifications for Arria V Devices <sup>(1), (2), (3)</sup>—Preliminary (Part 2 of 3)**

Symbol	Conditions	-I3, -C4			-I5, -C5			-C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{x \text{ Jitter}}$ - Emulated Differential I/O Standards with One External Output Resistor Network	—	—	—	TBD	—	—	TBD	—	—	TBD	ps
$t_{\text{DUTY}}$	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
$t_{\text{RISE}} \& t_{\text{FALL}}$	True Differential I/O Standards <sup>(12)</sup>	—	—	160	—	—	180	—	—	200	ps
	Emulated Differential I/O Standards with Three External Output Resistor Network	—	—	250	—	—	250	—	—	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	—	—	TBD	—	—	TBD	—	—	TBD	ps
TCCS	True Differential I/O Standards	—	—	150	—	—	150	—	—	150	ps
	Emulated Differential I/O Standards	—	—	300	—	—	300	—	—	300	ps
<b>Receiver</b>											
True Differential I/O Standards - $f_{\text{HSDRDPA}}$ (data rate)	SERDES factor J = 3 to 10	—	—	1250	—	—	1250	—	—	1050	Mbps
	SERDES factor J $\geq$ 8 <sup>(9)</sup>	—	—	1600	—	—	1500	—	—	1250	Mbps
$f_{\text{HSDR}}$ (data rate)	SERDES factor J = 3 to 10	<sup>(8)</sup>	—	<sup>(13)</sup>	<sup>(8)</sup>	—	<sup>(13)</sup>	<sup>(8)</sup>	—	<sup>(13)</sup>	Mbps
	SERDES factor J = 1 to 2 Uses DDR Registers	<sup>(8)</sup>	—	<sup>(8)</sup>	<sup>(8)</sup>	—	<sup>(8)</sup>	<sup>(8)</sup>	—	<sup>(8)</sup>	Mbps
<b>DPA Mode</b>											
DPA run length	—	—	—	10000	—	—	10000	—	—	10000	UI
<b>Soft CDR mode</b>											
Soft-CDR ppm tolerance	—	—	—	300	—	—	300	—	—	300	$\pm$ ppm

**Table 30. High-Speed I/O Specifications for Arria V Devices <sup>(1), (2), (3)</sup>—Preliminary (Part 3 of 3)**

Symbol	Conditions	-I3, -C4			-I5, -C5			-C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>Non DPA Mode</b>											
Sampling Window	—	—	—	300	—	—	300	—	—	300	ps

**Notes to Table 30:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) For LVDS applications, you must use the PLLs in integer PLL mode.
- (4) This applies to DPA and soft-CDR modes only.
- (5) This applies to LVDS source synchronous mode only.
- (6) Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.
- (7) This is achieved by using the LVDS clock network.
- (8) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (9) The V<sub>CC</sub> and V<sub>CCP</sub> must be on a separate power layer and a maximum load of 5 pF for chip-to-chip interface.
- (10) Pending silicon characterization.
- (11) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.
- (12) This applies to default pre-emphasis and V<sub>OD</sub> settings only.
- (13) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Figure 3 shows the DPA lock time specifications with the DPA PLL calibration option enabled.

**Figure 3. DPA Lock Time Specification with DPA PLL Calibration Enabled**




Table 31 lists the DPA lock time specifications for Arria V devices.

**Table 31. DPA Lock Time Specifications for Arria V Devices <sup>(1), (2), (3)</sup>—Preliminary**

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(4)</sup>	Maximum
SPI-4	00000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
	01010101	8	32	640 data transitions

**Notes to Table 31:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in this table applies to both commercial and industrial grades.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 4 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to 1.25 Gbps.

**Figure 4. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Equal to 1.25 Gbps**





Table 32 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to 1.25 Gbps.

**Table 32. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.25 Gbps—Preliminary**

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

Figure 5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate less than 1.25 Gbps.

**Figure 5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Less than 1.25 Gbps**



## DLL Range, DQS Logic Block, and Memory Output Clock Jitter Specifications

Table 33 lists the DLL frequency range specifications for Arria V devices.

**Table 33. DLL Frequency Range Specifications for Arria V Devices**

Parameter	-I3, -C4	-I5, -C5	-C6	Unit
DLL operating frequency range	200 – 667	200 – 667	200 – 667	MHz

Table 34 lists the DQS phase shift error for Arria V devices.

**Table 34. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria V Devices <sup>(1)</sup>**

Number of DQS Delay Buffer	-I3, -C4	-I5, -C5	-C6	Unit
2	40	80	80	ps

**Note to Table 34:**

- (1) This error specification is the absolute maximum and minimum error.

Table 35 lists the memory output clock jitter specifications for Arria V devices.

**Table 35. Memory Output Clock Jitter Specification for Arria V Devices <sup>(1), (2), (3)</sup> — Preliminary**

Parameter	Clock Network	Symbol	-I3, -C4		-I5, -C5		-C6		Unit
			Min	Max	Min	Max	Min	Max	
Clock period jitter	PHYCLK	$t_{JIT(per)}$	-41	41	-50	50	-55	55	ps
Cycle-to-cycle period jitter	PHYCLK	$t_{JIT(cc)}$	63		90		94		ps

**Notes to Table 35:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.
- (3) The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) -12, equivalent to 14 sigma.

## OCT Calibration Block Specifications


Table 36 lists the OCT calibration block specifications for Arria V devices.

**Table 36. OCT Calibration Block Specifications for Arria V Devices—Preliminary**

Symbol	Description	Min	Typ	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
$T_{\text{OCTCAL}}$	Number of OCTUSRCLK clock cycles required for $R_S$ OCT / $R_T$ OCT calibration	—	1000	—	Cycles
$T_{\text{OCTSHIFT}}$	Number of OCTUSRCLK clock cycles required for OCT code to shift out	—	32	—	Cycles
$T_{\text{RS\_RT}}$	Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	—	2.5	—	ns

Figure 6 shows the  $T_{\text{RS\_RT}}$  for `dyn_term_ctrl` and `oe` signals.

**Figure 6. Timing Diagram for `dyn_term_ctrl` and `oe` Signals**



## Duty Cycle Distortion (DCD) Specifications

Table 37 lists the worst-case DCD for Arria V devices.

**Table 37. Worst-Case DCD on Arria V I/O Pins—Preliminary**

Symbol	-I3, -C4		-C5, -I5		-C6		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

## Configuration Specification

This section provides configuration specifications and timing for Arria V devices.

### POR Specifications

Table 38 lists the specifications for fast and standard POR for Arria V devices.

**Table 38. Fast and Standard POR Delay Specification for Arria V Devices <sup>(1)</sup>**

POR Delay	Minimum (ms)	Maximum (ms)
Fast	4	12 <sup>(2)</sup>
Standard	100	300

**Notes to Table 38:**

- (1) Select the POR delay based on the MSEL setting as described in the “Configuration Schemes for Arria V Devices” table in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.
- (2) The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

### JTAG Configuration Timing

Table 39 lists the JTAG timing parameters and values for Arria V devices.

**Table 39. JTAG Timing Parameters and Values for Arria V Devices—Preliminary**

Symbol	Description	Min	Max	Unit
$t_{JCP}$	TCK clock period	30	—	ns
$t_{JCP}$	TCK clock period	167 <sup>(1)</sup>	—	ns
$t_{JCH}$	TCK clock high time	14	—	ns
$t_{JCL}$	TCK clock low time	14	—	ns
$t_{JPSU (TDI)}$	TDI JTAG port setup time	2	—	ns
$t_{JPSU (TMS)}$	TMS JTAG port setup time	3	—	ns
$t_{JPH}$	JTAG port hold time	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	12 <sup>(2)</sup>	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14 <sup>(2)</sup>	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14 <sup>(2)</sup>	ns

**Notes to Table 39:**

- (1) The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.
- (2) A 1-ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO}$  = 13 ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

## FPP Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Arria V devices.

### DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Table 40 lists the DCLK-to-DATA[] ratio for each combination.

**Table 40. DCLK-to-DATA[] Ratio for Arria V Devices <sup>(1)</sup>**

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
	On	On	2
FPP (16-bit wide)	Off	Off	1
	On	Off	2
	Off	On	4
	On	On	4

**Note to Table 40:**

- (1) Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP x16 where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.


## FPP Configuration Timing when DCLK to DATA[] = 1

Figure 7 shows the timing waveform for a FPP configuration when using a MAX<sup>®</sup> II device as an external host. This timing waveform shows timing when the DCLK-to-DATA [] ratio is 1.



When you enable decompression or the design security feature, the DCLK-to-DATA [] ratio varies for FPP x8 and FPP x16. For the respective DCLK-to-DATA [] ratio, refer to Table 40.

**Figure 7. DCLK-to-DATA[] FPP Configuration Timing Waveform When the Ratio is 1 <sup>(1)</sup>**



### Notes to Figure 7:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Arria V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) For FPP x16, use DATA [15..0]. For FPP x8, use DATA [7..0]. DATA [15..5] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (6) To ensure a successful configuration, send the entire configuration data to the Arria V device. CONF\_DONE is released high when the Arria V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 41 lists the timing parameters for Arria V devices for FPP configuration when the DCLK-to-DATA [] ratio is 1.

**Table 41. DCLK-to-DATA[] FPP Timing Parameters for Arria V Devices When the Ratio is 1 <sup>(1)</sup>—Preliminary**

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	600	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	600	ns
$t_{CFG}$	nCONFIG low pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUS low pulse width	268	1506 <sup>(2)</sup>	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	1506 <sup>(3)</sup>	$\mu$ s
$t_{CF2CK}$	nCONFIG high to first rising edge on DCLK	1506	—	$\mu$ s
$t_{ST2CK}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA [] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA [] hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency (FPP x8/ x16)	—	125	MHz
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(4)</sup>	175	437	$\mu$ s
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
$T_{init}$	Number of clock cycles required for device initialization	17,408	—	Cycles


**Notes to Table 41:**

- (1) Use these timing parameters when the DCLK-to-DATA [] ratio is 1. To find the DCLK-to-DATA [] ratio for your system, refer Table 40 on page 1–41.
- (2) You can obtain this value if you do not delay configuration by extending the nCONFIG or the nSTATUS low pulse width.
- (3) You can obtain this value if you do not delay configuration by externally holding the nSTATUS low.
- (4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## FPP Configuration Timing when DCLK to DATA[] > 1

Figure 8 shows the timing waveform for a FPP configuration when using a MAX II device or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

**Figure 8. FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1 (1), (2)**



### Notes to Figure 8:

- (1) To find the DCLK-to-DATA [] ratio for your system, refer [Table 40 on page 1–41](#).
- (2) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (3) After power up, the Arria V device holds nSTATUS low for the time as specified by the POR delay.
- (4) After power up, before and during configuration, CONF\_DONE is low.
- (5) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (6) “r” denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to [Table 40 on page 1–41](#).
- (7) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [15 . . 0] pins prior to sending the first DCLK rising edge.
- (8) To ensure a successful configuration, send the entire configuration data to the Arria V device. CONF\_DONE is released high after the Arria V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (9) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 42 lists the timing parameters for Arria V devices when the DCLK-to-DATA [] ratio is more than 1.

**Table 42. DCLK-to-DATA[] FPP Timing Parameters for Arria V Devices When the Ratio is >1 <sup>(1)</sup>—Preliminary**

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	600	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	600	ns
$t_{CFG}$	nCONFIG low pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUS low pulse width	268	1506 <sup>(2)</sup>	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	1506 <sup>(3)</sup>	$\mu$ s
$t_{CF2CK}$	nCONFIG high to first rising edge on DCLK	1506	—	$\mu$ s
$t_{ST2CK}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA [] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA [] hold time after rising edge on DCLK	$N - 1/f_{DCLK}$ <sup>(4)</sup>	—	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency (FPP x8/ x16)	—	125	MHz
$t_R$	Input rise time	—	40	ns
$t_F$	Input fall time	—	40	ns
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(5)</sup>	175	437	$\mu$ s
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
$T_{init}$	Number of clock cycles required for device initialization	17,408	—	Cycles


**Notes to Table 42:**

- (1) Use these timing parameters when you use decompression and the design security features.
- (2) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.
- (4) N is the DCLK-to-DATA [] ratio and  $f_{DCLK}$  is the DCLK frequency of the system.
- (5) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## AS Configuration Timing

Figure 9 shows the timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.

Figure 9. AS Configuration Timing



### Notes to Figure 9:

- (1) The AS scheme supports standard and fast POR delay ( $t_{POR}$ ). For  $t_{POR}$  delay information, refer to the “POR Delay Specification” section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.
- (2) If you are using AS x4 mode, this signal represents the AS\_DATA [3 . . 0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (3) The initialization clock can be from the internal oscillator or CLKUSR pin.
- (4) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 43 lists the timing parameters for AS x1 and AS x4 configurations in Arria V devices.

Table 43. AS Timing Parameters for AS x1 and x4 Configurations in Arria V Devices <sup>(1), (2)</sup>—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CO}$	DCLK falling edge to the AS_DATA0/ASDO output	—	4	$\mu$ s
$t_{SU}$	Data setup time before the falling edge on DCLK	1.5	—	ns
$t_H$	Data hold time after the falling edge on DCLK	0	—	ns
$t_{CD2UM}$	CONF_DONE high to user mode	175	437	$\mu$ s
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
$T_{init}$	Number of clock cycles required for device initialization	17,408	—	Cycles

### Notes to Table 43:

- (1) The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.
- (2) The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for PS mode listed in Table 45 on page 1–48.

Table 44 lists the internal clock frequency specification for the AS configuration scheme.

**Table 44. DCLK Frequency Specification in the AS Configuration Scheme (1), (2)—Preliminary**

Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz
10.6	15.7	25.0	MHz
21.3	31.4	50.0	MHz
42.6	62.9	100.0	MHz


**Notes to Table 44:**

- (1) This applies to the DCLK frequency specification when using the internal oscillator as the configuration clock source.
- (2) The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

## PS Configuration Timing

Figure 10 shows the timing waveform for a passive serial (PS) configuration when using a MAX II device or microprocessor as an external host.

**Figure 10. PS Configuration Timing Waveform (1)**



**Notes to Figure 10:**

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF\_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Arria V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF\_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) To ensure a successful configuration, send the entire configuration data to the Arria V device. CONF\_DONE is released high after the Arria V device receives all the configuration data successfully. After CONF\_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (6) After the option bit to enable the INIT\_DONE pin is configured into the device, the INIT\_DONE goes low.

Table 45 lists the PS timing parameter for Arria V devices.

**Table 45. PS Timing Parameters for Arria V Devices—Preliminary**

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	600	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	600	ns
$t_{CFG}$	nCONFIG low pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUS low pulse width	268	1506 <sup>(1)</sup>	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	1506 <sup>(2)</sup>	$\mu$ s
$t_{CF2CK}$	nCONFIG high to first rising edge on DCLK	1506	—	$\mu$ s
$t_{ST2CK}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA [] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA [] hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency	—	125	MHz
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(3)</sup>	175	437	$\mu$ s
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
$T_{init}$	Number of clock cycles required for device initialization	17,408	—	Cycles

**Notes to Table 45:**

- (1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.
- (3) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## Initialization

Table 46 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency for Arria V devices.

**Table 46. Initialization Clock Source Option and the Maximum Frequency for Arria V Devices**

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	$T_{init}$
CLKUSR	AS, PS, and FPP <sup>(1)</sup>	125	

**Note to Table 46:**

- (1) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

## Configuration Files

Use [Table 47](#) to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

[Table 47](#) lists the uncompressed raw binary file (.rbf) sizes for Arria V devices.

**Table 47. Uncompressed .rbf Sizes for Arria V Devices —Preliminary**

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
Arria V GX	A1	69,034,936	1,380,699
	A3	69,034,936	1,380,699
	A5	101,511,640	2,030,233
	A7	101,511,640	2,030,233
	B1	138,416,696	2,768,334
	B3	138,416,696	2,768,334
	B5	185,327,416	3,706,548
Arria V GT	B7	185,327,416	3,706,548
	C3	69,034,936	1,380,699
	C7	101,511,640	2,030,233
	D3	138,416,696	2,768,334
	D7	138,416,696	2,768,334

## Remote System Upgrades Circuitry Timing Specification

[Table 48](#) lists the timing parameter specifications for the remote system upgrade circuitry.

**Table 48. Remote System Upgrade Circuitry Timing Specification**

Parameter	Minimum	Maximum	Unit
$t_{\text{MAX\_RU\_CLK}}$ <sup>(1)</sup>	—	40	MHz
$t_{\text{RU\_nCONFIG}}$ <sup>(2)</sup>	250	—	ns
$t_{\text{RU\_nRSTIMER}}$ <sup>(3)</sup>	250	—	ns

**Notes to Table 48:**

- (1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE\_UPDATE megafunction, the clock user-supplied to the ALTREMOTE\_UPDATE megafunction must meet this specification.
- (2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the “Remote System Upgrade State Machine” section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.
- (3) This is equivalent to strobing the reset timer input of the ALTREMOTE\_UPDATE megafunction high for the minimum timing specification. For more information, refer to the “User Watchdog Timer” section in the *Configuration, Design Security, and Remote System Upgrades in Arria V Devices* chapter.

## User Watchdog Internal Oscillator Frequency Specification

Table 49 lists the frequency specifications for the user watchdog internal oscillator.

**Table 49. User Watchdog Internal Oscillator Frequency Specifications—Preliminary**


Minimum	Typical	Maximum	Unit
5.3	7.9	12.5	MHz

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

 You can download the Excel-based I/O Timing spreadsheet from the [Arria V Devices Documentation](#) webpage.

### Programmable IOE Delay

Table 50 lists the Arria V I/O element (IOE) programmable delay settings.

**Table 50. IOE Programmable Delay for Arria V Devices**

Parameter	Available Settings	Minimum Offset	Fast Model		Slow Model					Unit
			Industrial	Commercial	-I3	-C4	-I5	-C5	-C6	
D1	31	0	0.474	0.474	0.832	0.865	0.969	1.002	1.141	ns
D3	7	0	1.633	1.632	2.869	2.982	3.343	3.458	3.936	ns
D4	31	0	0.473	0.473	0.832	0.865	0.969	1.003	1.142	ns
D5	31	0	0.473	0.473	0.832	0.865	0.970	1.004	1.142	ns

### Programmable Output Buffer Delay

Table 51 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

**Table 51. Programmable Output Buffer Delay <sup>(1), (2)</sup>—Preliminary**

Symbol	Parameter	Typical	Unit
D <sub>OUTBUF</sub>	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps



**Notes to Table 51:**

- (1) Pending the Quartus II software extraction.
- (2) You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.



# Glossary

Table 52 lists the glossary for this datasheet.



**Table 52. Glossary Table (Part 1 of 4)**

Letter	Subject	Definitions
A B C	—	—
D	Differential I/O Standards	<p><i>Receiver Input Waveforms</i></p>  <p><i>Transmitter Output Waveforms</i></p> 
E	—	—
F	$f_{\text{HSCLK}}$	Left/right PLL input clock frequency.
	$f_{\text{HSDR}}$	High-speed I/O block—Maximum/minimum LVDS data transfer rate ( $f_{\text{HSDR}} = 1/\text{TUI}$ ), non-DPA.
	$f_{\text{HSDRDPA}}$	High-speed I/O block—Maximum/minimum LVDS data transfer rate ( $f_{\text{HSDRDPA}} = 1/\text{TUI}$ ), DPA.
G H I	—	—

**Table 52. Glossary Table (Part 2 of 4)**

Letter	Subject	Definitions
<p><b>J</b></p>	<p>J</p>	<p>High-speed I/O block—Deserialization factor (width of parallel data bus).</p>
	<p>JTAG Timing Specifications</p>	<p>JTAG Timing Specifications:</p> 
<p><b>K</b> <b>L</b> <b>M</b> <b>N</b> <b>O</b></p>	<p>—</p>	<p>—</p>
<p><b>P</b></p>	<p>PLL Specifications</p>	<p><b>Diagram of PLL Specifications (1)</b></p>  <p><b>Note:</b> (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>
	<p>Preliminary</p>	<p>Some tables show the designation as “Preliminary”. Preliminary characteristics are created using simulation results, process data, and other known parameters. Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no preliminary designations on finalized tables.</p>
<p><b>Q</b></p>	<p>—</p>	<p>—</p>
<p><b>R</b></p>	<p>R<sub>L</sub></p>	<p>Receiver differential input discrete resistor (external to the Arria V device).</p>

**Table 52. Glossary Table (Part 3 of 4)**

Letter	Subject	Definitions
S	<p><b>Sampling window (SW)</b></p>	<p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p> 
	<p>Single-ended voltage referenced I/O standard</p>	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the AC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing, as shown:</p> <p><i>Single-Ended Voltage Referenced I/O Standard</i></p> 
T	<p><math>t_C</math></p>	<p>High-speed receiver/transmitter input and output clock period.</p>
	<p><b>TCCS (channel-to-channel-skew)</b></p>	<p>The timing difference between the fastest and slowest output edges, including the <math>t_{C0}</math> variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).</p>
	<p><math>t_{DUTY}</math></p>	<p>High-speed I/O block—Duty cycle on high-speed transmitter output clock.</p> <p><b>Timing Unit Interval (TUI)</b></p> <p>The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = <math>t_C/w</math>)</p>
	<p><math>t_{FALL}</math></p>	<p>Signal high-to-low transition time (80–20%)</p>
	<p><math>t_{INCCJ}</math></p>	<p>Cycle-to-cycle jitter tolerance on the PLL clock input</p>
	<p><math>t_{OUTPJ\_IO}</math></p>	<p>Period jitter on the GPIO driven by a PLL</p>
	<p><math>t_{OUTPJ\_DC}</math></p>	<p>Period jitter on the dedicated clock output driven by a PLL</p>
U	—	—

**Table 52. Glossary Table (Part 4 of 4)**

Letter	Subject	Definitions
<b>V</b>	$V_{CM(DC)}$	DC Common mode input voltage.
	$V_{ICM}$	Input Common mode voltage—The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{DIF(AC)}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
	$V_{IH}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage
	$V_{IH(DC)}$	High-level DC input voltage
	$V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage
	$V_{IL(DC)}$	Low-level DC input voltage
	$V_{OCM}$	Output Common mode voltage—The common mode of the differential signal at the transmitter.
	$V_{OD}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	$V_{SWING}$	Differential input voltage
	$V_X$	Input differential cross point voltage
$V_{OX}$	Output differential cross point voltage	
<b>W</b>	W	High-speed I/O block—Clock Boost Factor
<b>X, Y, Z</b>	—	—

## Document Revision History

Table 53 lists the revision history for this document.

**Table 53. Document Revision History**

Date	Version	Changes
August 2012	2.3	<ul style="list-style-type: none"> <li>Updated the SERDES factor condition in Table 30.</li> </ul>
July 2012	2.2	<ul style="list-style-type: none"> <li>Updated the maximum voltage for <math>V_I</math> (DC input voltage) in Table 1.</li> <li>Updated Table 20 to include the Arria V GX -I3 speed grade.</li> <li>Updated the minimum value of the <code>fixedclk</code> clock frequency in Table 20 and Table 21.</li> <li>Updated the SERDES factor condition in Table 30.</li> <li>Updated Table 50 to include the IOE programmable delay settings for the Arria V GX -I3 speed grade.</li> </ul>
June 2012	2.1	Updated $V_{CCR\_GXBL/R}$ , $V_{CCT\_GXBL/R}$ , and $V_{CCL\_GXBL/R}$ values in Table 4.
June 2012	2.0	<p>Updated for the Quartus II software v12.0 release:</p> <ul style="list-style-type: none"> <li>Restructured document.</li> <li>Updated “Supply Current and Power Consumption” section.</li> <li>Updated Table 20, Table 21, Table 24, Table 25, Table 26, Table 35, Table 39, Table 43, and Table 52.</li> <li>Added Table 22, Table 23, and Table 33.</li> <li>Added Figure 1–1 and Figure 1–2.</li> <li>Added “Initialization” and “Configuration Files” sections.</li> </ul>
February 2012	1.3	<ul style="list-style-type: none"> <li>Updated Table 2–1.</li> <li>Updated Transceiver-FPGA Fabric Interface rows in Table 2–20.</li> <li>Updated <math>V_{CCF}</math> description.</li> </ul>
December 2011	1.2	<ul style="list-style-type: none"> <li>Updated Table 2–1 and Table 2–3.</li> </ul>
November 2011	1.1	<ul style="list-style-type: none"> <li>Updated Table 2–1, Table 2–19, Table 2–26, and Table 2–36.</li> <li>Added Table 2–5.</li> <li>Added Figure 2–4.</li> </ul>
August 2011	1.0	Initial release.