

RoHS Compliant PCI Express Flash Drive

PH920-M280 Product Specifications



July 16, 2021

Version 0.1



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C

Tel: +886-2-2267-8000 Fax: +886-2-2267-2261

www.apacer.com

Specifications Overview:

- **PCIe Interface**
 - Compliant with PCIe Express 3.1
 - Compliant with NVMe 1.3
 - Compatible with PCIe Gen3 x4 interface
- **Capacity**
 - Single side: 160 GB
 - Double side: 320 GB
- **Performance***
 - Interface burst read/write: 4 GB/sec
 - Sequential read: up to 1,740 MB/sec
 - Sequential write: up to 1,530 MB/sec
 - Random read (4K): up to 314,000 IOPS
 - Random write (4K): up to 265,000 IOPS
- **Flash Management**
 - Low-Density Parity-Check (LDPC) Code
 - Global Wear Leveling
 - Flash bad-block management
 - Flash Translation Layer: Page Mapping
 - S.M.A.R.T.
 - Power Failure Management
 - TRIM
 - Hyper Cache Technology
 - NVMe Secure Erase
 - SLC-liteX
- **NAND Flash Type:** 3D TLC (BiCS3)
- **MTBF:** >3,000,000 hours
- **Endurance (in drive writes per day : DWPD)**
 - 160 GB: **TBD** DWPD
 - 320 GB: **TBD** DWPD
- **Temperature Range**
 - Operating:
 - Standard: 0°C to 70°C
 - Wide: -40°C to 85°C
 - Storage: -40°C to 100°C
- **Supply Voltage**
 - 3.3 V ± 5%
- **Power Consumption***
 - Active mode: 960 mA
 - Idle mode: 255 mA
- **Connector Type**
 - 75-pin M.2 module pinout
- **Power Management**
 - Supports APST
 - Supports ASPM L1.2
- **NVMe Features****
 - Supports HMB (Host Memory Buffer)
- **Security**
 - AES 256-bit hardware encryption
- **Reliability**
 - Thermal Sensor
 - Thermal Throttling
 - End-to-End Data Protection
 - CoreGlacier™***
- **Form Factor**
 - Form Factor: M.2 2280-M Key
 - Dimensions:
 - Single side: 22.00 x 80.00 x 2.58, unit: mm
 - Double side: 22.00 x 80.00 x 4.08, unit: mm
 - Net Weight: **TBD** g ± 5%
- **LED Indicators for Drive Behavior**
- **RoHS Compliant**

*Varies from capacities. The values for performances and power consumptions presented are typical and may vary depending on flash configurations or platform settings.

**Windows 10 (version 1703) onwards supports the HMB (Host Memory Buffer) function.

***Only supported on wide temperature series

Table of Contents

1. General Descriptions	4
2. Functional Block	4
3. Pin Assignments.....	5
4. Product Specifications.....	7
4.1 Capacity.....	7
4.2 Performance	7
4.3 Environmental Specifications	7
4.4 Mean Time Between Failures (MTBF)	8
4.5 Certification and Compliance.....	8
4.6 Endurance	8
4.7 LED Indicator Behavior.....	9
5. Flash Management	10
5.1 Error Correction/Detection	10
5.2 Bad Block Management	10
5.3 Global Wear Leveling	10
5.4 Power Failure Management.....	10
5.5 TRIM.....	10
5.6 Flash Translation Layer – Page Mapping.....	11
5.7 Hyper Cache Technology	11
5.8 NVMe Secure Erase.....	11
5.9 SLC-liteX.....	11
6. NVMe Support Features	12
6.1 Host Memory Buffer.....	12
7. Security & Reliability Features	13
7.1 Advanced Encryption Standard	13
7.2 Thermal Sensor	13
7.3 Thermal Throttling	13
7.4 End-to-End Data Protection.....	13
7.5 CoreGlacier™	14
8. Software Interface	15

8.1 Command Set.....	15
8.2 S.M.A.R.T.	16
9. Electrical Specifications.....	18
9.1 Operating Voltage.....	18
9.2 Power Consumption	18
10. Physical Characteristics.....	19
10.1 Single Side	19
10.2 Double Side	19
10.3 Net Weight.....	20
11. Product Ordering Information.....	21
11.1 Product Code Designations.....	21
11.2 Valid Combinations.....	22

Preliminary

1. General Descriptions

Apacer PH920-M280 is the fastest SSD designed as M.2 2280 mechanical dimensions, providing full compliance with PCIe Gen3 x4 interface and NVMe 1.3 specifications. Built with a powerful PCIe controller, PH920-M280 delivers outstanding performance in data transfer, reaching up to 314,000/265,000 and 1,740/1,530 MB/s in IOPS and sequential read/write. The extreme thin and light form factor makes PH920-M280 the ideal choice for mobile computing systems, which appears to be the trend in near future.

Regarding reliability, PH920-M280 supports on-the-module ECC as well as efficient wear leveling scheme. Furthermore, End-to-End Data Protection guarantees data integrity at multiple points in the path to enable reliable delivery of data transfers. Security-wise, Advanced Encryption Standard (AES) ensures data security and provides users with a peace of mind knowing their data is safeguarded. With Apacer's SLC-liteX technology, PH920-M280 can operate on power management modes, which greatly saves on power consumption in terms of power efficiency.

2. Functional Block




Figure 2-1 Functional Block Diagram

3. Pin Assignments

This connector does not support hot plug capability. There are a total of 75 pins. 12 pin locations are used for mechanical key locations; this allows such a module to plug into Key M connectors.




Table 3-1 Pin Assignments

Pin	Type	Description
1	GND	Ground
2	3.3V	3.3V source
3	GND	Ground
4	3.3V	3.3V source
5	PETn3	PCIe TX Differential signal defined by the PCI Express M.2 spec
6	N/C	No connect*
7	PETp3	PCIe TX Differential signal defined by the PCI Express M.2 spec
8	N/C	No connect*
9	GND	Ground
10	LED1#	Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.
11	PERn3	PCIe RX Differential signal defined by the PCI Express M.2 spec
12	3.3V	3.3V source
13	PERp3	PCIe RX Differential signals defined by the PCI Express M.2 spec
14	3.3V	3.3V source
15	GND	Ground
16	3.3V	3.3V source
17	PETn2	PCIe TX Differential signal defined by the PCI Express M.2 spec
18	3.3V	3.3V source
19	PETp2	PCIe TX Differential signal defined by the PCI Express M.2 spec
20	N/C	No connect*
21	GND	Ground
22	N/C	No connect*
23	PERn2	PCIe RX Differential signal defined by the PCI Express M.2 spec
24	N/C	No connect*
25	PERp2	PCIe RX Differential signal defined by the PCI Express M.2 spec
26	N/C	No connect*
27	GND	Ground
28	N/C	No connect*
29	PETn1	PCIe TX Differential signal defined by the PCI Express M.2 spec

Table 3-1 Pin Assignments

Pin	Type	Description
30	N/C(WP)	Default: No connect*
31	PETp1	PCIe TX Differential signal defined by the PCI Express M.2 spec
32	N/C	No connect*
33	GND	Ground
34	N/C	No connect*
35	PERn1	PCIe RX Differential signal defined by the PCI Express M.2 spec
36	N/C	No connect*
37	PERp1	PCIe RX Differential signal defined by the PCI Express M.2 spec
38	N/C	No connect*
39	GND	Ground
40	SMB_CLK	SMBus clock; Open Drain with pull up on platform
41	PETn0	PCIe TX Differential signal defined by the PCI Express M.2 spec
42	SMB_DATA	SMBus Data; Open Drain with pull up on platform
43	PETp0	PCIe TX Differential signal defined by the PCI Express M.2 spec
44	N/C	No connect*
45	GND	Ground
46	N/C	No connect*
47	PERn0	PCIe RX Differential signal defined by the PCI Express M.2 spec
48	N/C	No connect*
49	PERp0	PCIe RX Differential signal defined by the PCI Express M.2 spec
50	PERST#(I)(O)/3.3V)	PE-Reset is a functional reset to the card as specification. defined by the PCIe Mini CEM
51	GND	Ground
52	CLKREQ#(I/O)(0/3.3V)	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates.
53	REFCLKn	PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2
54	N/C	No connect*
55	REFCLKp	PCIe Reference Clock signals (100 MHz) spec. defined by the PCI Express M.2
56	N/C	No connect*
57	GND	Ground
58	N/C	No connect*
59	Module Key	Module Key
60	Module Key	Module Key
61	Module Key	Module Key
62	Module Key	Module Key
63	Module Key	Module Key
64	Module Key	Module Key
65	Module Key	Module Key
66	Module Key	Module Key
67	N/C	No connect*
68	N/C	No connect*
69	N/C	CONFIG 1= No connect*
70	3.3V	3.3V source
71	GND	Ground
72	3.3V	3.3V source
73	GND	Ground
74	3.3V	3.3V source
75	GND	CONFIG 2= Ground

*Reserved by Apacer, please do not connect on a host.

4. Product Specifications

4.1 Capacity

Capacity specifications of PH920-M280 are available as shown in Table 4-1. It lists the specific capacity and the default numbers of heads, sectors and cylinders for each product line.

Table 4-1 Capacity Specifications

Capacity	Total bytes*	Total LBA
160 GB	160,041,885,696	312,581,808
320 GB	320,072,933,376	625,142,448

*Display of total bytes varies from file systems, which means not all of the bytes can be used for storage.

**Notes: 1 GB = 1,000,000,000 bytes; 1 sector = 512 bytes.

LBA count addressed in the table above indicates total user storage capacity and will remain the same throughout the lifespan of the device. However, the total usable capacity of the SSD is most likely to be less than the total physical capacity because a small portion of the capacity is reserved for device maintenance usages.

4.2 Performance

Performance of PH920-M280 is listed below in Table 4-2.

Table 4-2 Performance Specifications

Capacity	160 GB	320 GB
Sequential Read* (MB/s)	1,740	1,715
Sequential Write* (MB/s)	1,510	1,530
Random Read IOPS** (4K)	267,000	314,000
Random Write IOPS** (4K)	254,000	265,000

Note:

Results may differ from various flash configurations or host system setting.

*Sequential performance is based on CrystalDiskMark 5.2.1 with file size 1,000MB.

**Random performance measured using IOMeter with Queue Depth 64.

4.3 Environmental Specifications

Environmental specifications of PH920-M280 are shown in Table 4-3.

Table 4-3 Environmental Specifications

Item	Specifications
Operating temp.	0°C to 70°C (Standard); -40°C to 85°C (Wide)
Non-operating temp.	-40°C to 100°C
Operating vibration	7.69 GRMS, 20~2000 Hz/random (compliant with MIL-STD-810G)
Non-operating vibration	4.02 GRMS, 15~2000 Hz/random (compliant with MIL-STD-810G)
Operating shock	50(G)/11ms/half sine (compliant with MIL-STD-202G)
Non-operating shock	1,500(G)/0.5(ms)/half sine (compliant with MIL-STD-883K)

Note: Shock and Vibration specifications are subject to change without notice.

4.4 Mean Time Between Failures (MTBF)

Mean Time Between Failures (MTBF) is predicted based on reliability data for the individual components in PH920-M280. The prediction result for PH920-M280 is more than 3,000,000 hours.

Note: The MTBF is predicated and calculated based on “Telcordia Technologies Special Report, SR-332, Issue 3” method.

4.5 Certification and Compliance

PH920-M280 complies with the following standards:

- CE
- FCC
- RoHS
- MIL-STD-810G

4.6 Endurance

The endurance of a storage device is predicted by Drive Writes Per Day based on several factors related to usage, such as the amount of data written into the drive, block management conditions, and daily workload for the drive. Thus, key factors, such as Write Amplifications and the number of P/E cycles, can influence the lifespan of the drive.

Table 4-4 Drive Writes Per Day

Capacity	Drive Writes Per Day
160 GB	TBD
320 GB	TBD

Note:

- This estimation complies with JEDEC JESD-219, enterprise endurance workload of random data with payload size distribution.
- Flash vendor guaranteed 3D NAND TLC P/E cycle: 3K
- WAF may vary from capacity, flash configurations and writing behavior on each platform.
- 1 Terabyte = 1,024GB
- DWPD (Drive Writes Per Day) is calculated based on the number of times that user overwrites the entire capacity of an SSD per day of its lifetime during the warranty period. (3D NAND TLC warranty: 2 years)

4.7 LED Indicator Behavior

The behavior of the PH920-M280 LED indicators is described in Table 4-5.

Table 4-5 LED Behavior

Location	LED	Description
LED A	DAS	LED blinks when the drive is being accessed



Preliminary

5. Flash Management

5.1 Error Correction/Detection

PH920-M280 implements a hardware ECC scheme, based on the Low Density Parity Check (LDPC). LDPC is a class of linear block error correcting code which has apparent coding gain over BCH code because LDPC code includes both hard decoding and soft decoding algorithms. With the error rate decreasing, LDPC can extend SSD endurance and increase data reliability while reading raw data inside a flash chip.

5.2 Bad Block Management

Current production technology is unable to guarantee total reliability of NAND flash memory array. When a flash memory device leaves factory, it comes with a minimal number of initial bad blocks during production or out-of-factory as there is no currently known technology that produce flash chips free of bad blocks. In addition, bad blocks may develop during program/erase cycles. Since bad blocks are inevitable, the solution is to keep them in control. Apacer flash devices are programmed with ECC, page mapping technique and S.M.A.R.T to reduce invalidity or error. Once bad blocks are detected, data in those blocks will be transferred to free blocks and error will be corrected by designated algorithms.

5.3 Global Wear Leveling

Flash memory devices differ from Hard Disk Drives (HDDs) in terms of how blocks are utilized. For HDDs, when a change is made to stored data, like erase or update, the controller mechanism on HDDs will perform overwrites on blocks. Unlike HDDs, flash blocks cannot be overwritten and each P/E cycle wears down the lifespan of blocks gradually. Repeatedly program/erase cycles performed on the same memory cells will eventually cause some blocks to age faster than others. This would bring flash storages to their end of service term sooner. Global wear leveling is an important mechanism that levels out the wearing of all blocks so that the wearing-down of all blocks can be almost evenly distributed. This will increase the lifespan of SSDs.

5.4 Power Failure Management

Power Failure Management plays a crucial role when power supply becomes unstable. Power disruption may occur when users are storing data into the SSD, leading to instability in the drive. However, with Power Failure Management, a firmware protection mechanism will be activated to scan pages and blocks once power is resumed. Valid data will be transferred to new blocks for merging and the mapping table will be rebuilt. Therefore, data reliability can be reinforced, preventing damage to data stored in the NAND Flash.

5.5 TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid-state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD which blocks of data are no longer in use and can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks all the time.

5.6 Flash Translation Layer – Page Mapping

Page mapping is an advanced flash management technology whose essence lies in the ability to gather data, distribute the data into flash pages automatically, and then schedule the data to be evenly written. Page-level mapping uses one page as the unit of mapping. The most important characteristic is that each logical page can be mapped to any physical page on the flash memory device. This mapping algorithm allows different sizes of data to be written to a block as if the data is written to a data pool and it does not need to take extra operations to process a write command. Thus, page mapping is adopted to increase random access speed and improve SSD lifespan, reduce block erase frequency, and achieve optimized performance and lifespan.

5.7 Hyper Cache Technology

Apacer proprietary Hyper Cache technology uses a portion of the available capacity as SLC (1bit-per-cell) NAND flash memory, called Hyper cache mode. When data is written to SSD, the firmware will direct the data to Hyper Cache mode, providing excellent performance to handle various scenarios in industrial use.

5.8 NVMe Secure Erase

NVMe Secure Erase is an NVMe drive sanitize command currently embedded in most of the storage drives. Defined in NVMe specifications, NVMe Secure Erase is part of Format NVM command that allows storage drives to erase all user data areas. The erase process usually runs on the firmware level as most of the NVMe-based storage media currently in the market are built-in with this command. NVMe Secure Erase can securely wipe out the user data in the drive and protects it from malicious attack.

5.9 SLC-liteX

SLC-lite is Apacer's proprietary technology that strikes a cost-performance balance between MLC and SLC flash types and it is an ideal alternative solution for mission-critical embedded or industrial applications. It utilizes the infrastructure of MLC flash together with the special firmware to simulate the performance and durability of industrial grade flash SLC, which enable the maximum endurance, retention and performance but lower cost.

6. NVMe Support Features

6.1 Host Memory Buffer

Host Memory Buffer (HMB) allows HOST to allocate system memory for SSD's exclusive use in order to provide better performance and endurance, especially for DRAMless solutions.

Preliminary

7. Security & Reliability Features

7.1 Advanced Encryption Standard

Advanced Encryption Standard (AES) is a specification for the encryption of electronic data. AES has been adopted by the U.S. government since 2001 to protect classified information and is now widely implemented in embedded computing applications. The AES algorithm used in software and hardware is symmetric so that encrypting/decrypting requires the same encryption key. Without the key, the encrypted data is inaccessible to ensure information security.

Notably in flash memory applications, AES 256-bit hardware encryption is the mainstream to protect sensitive or confidential data. The hardware encryption provides better performance, reliability, and security than software encryption. It uses a dedicated processor, which is built inside the controller, to process the encryption and decryption. This enormously shortens the processing time and makes it efficient.

7.2 Thermal Sensor

Apacer Thermal Sensor is a digital temperature sensor with serial interface. By using designated pins for transmission, storage device owners are able to read temperature data.

7.3 Thermal Throttling

Thermal throttling can monitor the temperature of the SSD equipped with a built-in thermal sensor via S.M.A.R.T. commands. This method can ensure the temperature of the device stays within temperature limits by drive throttling, i.e. reducing the speed of the drive when the device temperature reaches the threshold level, so as to prevent overheating, guarantee data reliability, and prolong product lifespan. When the temperature exceeds the maximum threshold level, thermal throttling will be triggered to reduce performance step by step to prevent hardware components from being damaged. Performance is only permitted to drop to the extent necessary for recovering a stable temperature to cool down the device's temperature. Once the temperature decreases to the minimum threshold value, transfer speeds will rise back to its optimum performance level.

7.4 End-to-End Data Protection

End-to-End Data Protection is a feature implemented in Apacer SSD products that extends error control to cover the entire path from the host computer to the drive and back, and that ensures data integrity at multiple points in the path to enable reliable delivery of data transfers. Unlike ECC which does not exhibit the ability to determine the occurrence of errors throughout the process of data transmission, End-to-End Data Protection allows SSD controller to identify an error created anywhere in the path and report the error to the host computer before it is written to the drive. This error-checking and error-reporting mechanism therefore guarantees the trustworthiness and reliability of the SSD.

7.5 CoreGlacier™

In many applications, SSDs are subject to challenging conditions. If the working environment is already hot, and the SSD's operation causes it to increase in temperature as well, the result could be damage to the hardware or corrupted data. In cases like this, leading industrial manufacturers know to turn to Apacer. Apacer developed CoreGlacier, a heatsink that distributes dissipation in isolated components with no thermal diffusion, to prevent heat-related damage from occurring.

Preliminary

8. Software Interface

8.1 Command Set

Table 8-1 summarizes the commands supported by PH920-M280.

Table 8-1 Admin Commands

Opcode	Command Description
00h	Delete I/O Submission Queue
01h	Create I/O Submission Queue
02h	Get Log Page
04h	Delete I/O Completion Queue
05h	Create I/O Completion Queue
06h	Identify
08h	Abort
09h	Set Features
0Ah	Get Features
0Ch	Asynchronous Event Request
10h	Firmware Activate
11h	Firmware Image Download
14h	Device Self-test

Table 8-2 Admin Commands – NVM Command Set Specific

Opcode	Command Description
80h	Format NVM

Table 8-3 NVM Commands

Opcode	Command Description
00h	Flush
01h	Write
02h	Read
09h	Dataset Management

8.2 S.M.A.R.T.

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a hard disk drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users of impending failures while there is still time to perform proactive actions, such as copy data to another device.

Table 8-4 SMART (02h)

Byte	Length	Description
0	1	Critical Warning
1-2	2	Composite Temperature (PCB Sensor)
3	1	Available Spare
4	1	Available Spare Threshold
5	1	Percentage Used (Average Erase Count / P/E Cycle Count)
6-31	26	Reserved
32-47	16	Data Units Read
48-63	16	Data Units Written
64-79	16	Host Read Commands
80-95	16	Host Write Commands
96-111	16	Controller Busy Time
112-127	16	Power Cycles
128-143	16	Power On Hours
144-159	16	Unsafe Shutdowns
160-175	16	Media and Data Integrity Errors
176-191	16	Number of Error Information Log Entries
192-195	4	Warning Composite Temperature Time
196-199	4	Critical Composite Temperature Time
200-201	2	Temperature Sensor 1: Controller Temperature
202-203	2	Temperature Sensor 2: PCB Temperature
204-205	2	Temperature Sensor 3: NAND Flash Temperature
206-207	2	Temperature Sensor 4
208-209	2	Temperature Sensor 5
210-211	2	Temperature Sensor 6
212-213	2	Temperature Sensor 7
214-215	2	Temperature Sensor 8
216-511	296	Reserved

Table 8-5 SMART (C0h)

Byte	Length	Description
0-255	256	Reserved
256-257	2	SSD Protect Mode
258-261	4	Host Read UNC Count
262-265	4	PHY Error Count
266-269	4	CRC Error Count
270-273	4	Total Early Bad Block Count
274-277	4	Total Later Bad Block Count
278-281	4	Max Erase Count
282-285	4	Average Erase Count
286-289	4	Program Fail Count
290-293	4	Erase Fail Count
294-301	8	Flash Write Sector
302-305	4	Total Spare Block
306-309	4	Current Spare Block
310-313	4	Read Retry Count
314-511	210	Reserved

Preliminary

9. Electrical Specifications

9.1 Operating Voltage

Table 9-1 lists the supply voltage for PH920-M280.

Table 9-1 Operating Range

Item	Range
Supply Voltage	3.3V \pm 5%

9.2 Power Consumption

Table 9-2 lists the power consumption for PH920-M280.

Table 9-2 Power Consumption

Mode	Capacity	160 GB	320 GB
	Active (mA)		895
Idle (mA)		255	255

Note:

*All values are typical and may vary depending on flash configurations or host system settings.

**Active power is an average power measurement performed using CrystalDiskMark with 128KB sequential read/write transfers.

10. Physical Characteristics

10.1 Single Side




Figure 10-1 Dimensions – Single Side

10.2 Double Side




Figure 10-2 Dimensions – Double Side

10.3 Net Weight

Table 10-1 Net Weight

Capacity	Net Weight (g \pm 5%)
160GB	TBD
320GB	TBD

Preliminary

11. Product Ordering Information

11.1 Product Code Designations

Code	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	B	9	2	.	9	2	9	X	X	X	.	0	0	1	0	4

Code 1-3 (Product Line & Form Factor)	PH920-M280
Code 5-6 (Model/Solution)	PH920
Code 7-8 (Product Capacity)	9K: 160GB 9L: 320GB
Code 9 (Flash Type & Product Temp)	L: 3D TLC SLC-liteX standard temperature M: 3D TLC SLC-liteX wide temperature
Code 10 (Product Spec)	V: Single side M key with Graphene Sheet U: Double side M key with Graphene Sheet
Code 12-14 (Version Number)	Random numbers generated by system
Code 15-16 (Firmware Version)	SLC-liteX Thermal Sensor

Preliminary

11.2 Valid Combinations

Capacity	Standard Temperature	Wide Temperature
160GB	B92.929KLV.00104	B92.929KMV.00104
320GB	B92.929LLU.00104	B92.929LMU.00104

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

Preliminary

Revision History

Revision	Description	Date
0.1	Preliminary release	7/16/2021

Preliminary

Global Presence

Taiwan (Headquarters)

Apacer Technology Inc.

1F., No.32, Zhongcheng Rd., Tucheng Dist.,
New Taipei City 236, Taiwan R.O.C.
Tel: 886-2-2267-8000
Fax: 886-2-2267-2261
amtsales@apacer.com

U.S.A.

Apacer Memory America, Inc.

46732 Lakeview Blvd., Fremont, CA 94538
Tel: 1-408-518-8699
Fax: 1-510-249-9551
sa@apacerus.com

Japan

Apacer Technology Corp.

6F, Daiyontamachi Bldg., 2-17-12, Shibaura, Minato-Ku,
Tokyo, 108-0023, Japan
Tel: 81-3-5419-2668
Fax: 81-3-5419-0018
jpservices@apacer.com

Europe

Apacer Technology B.V.

Science Park Eindhoven 5051 5692 EB Son,
The Netherlands
Tel: 31-40-267-0000
Fax: 31-40-290-0686
sales@apacer.nl

China

Apacer Electronic (Shanghai) Co., Ltd

Room D, 22/FL, No.2, Lane 600, JieyunPlaza,
Tianshan RD, Shanghai, 200051, China
Tel: 86-21-6228-9939
Fax: 86-21-6228-9936
sales@apacer.com.cn

India

Apacer Technologies Pvt Ltd,

1874, South End C Cross, 9th Block Jayanagar,
Bangalore-560069, India
Tel: 91-80-4152-9061/62
Fax: 91-80-4170-0215
sales_india@apacer.com

Preliminary Draft